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Aggressive geometrical scaling to increase the performance-to-cost ratio for 
integrated circuit based products has met immense technological challenges.  High external 
resistance REXT has been identified as one of the obstacles for achieving continual 
improvement of speed performance in the scaling of field-effect transistor (FET) technology.  
Multiple-gate FETS such as FinFETs would be adopted at the 22 nm generation technology 
and beyond.  The revolutionary change in the device architecture is by no means a trivial 
process.  The issue of high REXT may be further exacerbated with the use of narrow fins and 
the further scaling of fin width in sub-22 nm technology generations.  In aggressively scaled 
FinFETs, high REXT would compromise drive current.  Contact resistance (RC) at the 
silicide/heavily-doped S/D interface is a significant contributor to REXT.  Thus, exploration of 
solutions to minimize RC is important.  RC is an exponential function of the effective Schottky 
barrier height (SBH) at the silicide/heavily-doped S/D interface.  Lowering the SBH will lead 
to the reduction in RC and hence REXT. 
In this thesis, new materials and process integration concepts were developed to 
address the escalating dominance of high REXT, and especially RC, in advanced strained Si 
transistors and FinFETs.  Through pre-silicided ion implantation of novel impurities at the 
source/drain (S/D) regions of the transistors, SBH modulation of the metal contacts was 
demonstrated.  In particular, Sulfur (S) or Tellurium (Te) implantation and segregation were 
vi 
explored to reduce the effective electron SBH (ΦBn) of silicide formed on n-type silicon-
carbon (Si:C) layer.  Our results show that by introducing S or Te at the silicide/Si:C 
interface, a low ΦBn of 110 meV and 120 meV for S- and Te-segregated metal contacts were 
achieved, respectively.  To explain the observation, we proposed that the presence of S or Te 
near the silicide/Si:C interface and their behavior as charged donor-like trap states enhance 
the electron tunneling across the contact which reduces the ΦBn.  Integration of these low ΦBn 
metal contacts in the S/D regions of strained n-FinFETs with Si:C S/D stressors results in 
significant REXT reduction and drive current (IDsat) improvement.  This firmly demonstrates the 
effectiveness of the novel ΦBn engineering concepts.        
Various process integration concepts coupled with Te have also been developed and 
extensively characterized on transistors and/or contact structures.  One alternative concept 
exploited Te segregation to engineer the ΦBn of a high workfunction metal (i.e platinum 
silicide (PtSi)).  Integration of this new RC reduction technology for the S/D regions of 
strained n-channel FinFETs (n-FinFETs) with Si:C S/D stressors leads to ~62 % REXT 
reduction and ~22 % IDsat enhancement with no detrimental impact on other device 
performance parameters such as threshold voltages and off-state leakage current.  PtSi has an 
intrinsically low hole SBH and is a potential silicide for p-FinFETs.  The ability to selectively 
adjust the  ΦBn of PtSi with Te implantation for RC optimization for n-FinFETs opens up the 
possibility of having a single-metal-silicide dual-barrier-height solution for future CMOS 
FinFET technology.  A second RC reduction approach where a shallow Te ion implantation 
was performed sequentially with deep S/D dopant implantation prior to S/D activation anneal 
was also examined.  Introducing Te at the same process step as deep S/D dopant implantation 
for nFETs eliminates the need for an extra masking step to block Te implantation into the S/D 
regions of pFETs, therefore simplifying the CMOS process flow.  Integration of this new RC 
reduction technology in n-FinFETs with Si S/D stressors leads to ~40 % REXT reduction and a 
slight ~6% improvement of ballistic efficiency Bsat.  The improvement in Bsat and reduction in 
REXT leads to IDsat enhancement of ~30 %. 
vii 
Finally, two novel schemes were developed to modulate the SBH of NiSi contacts 
using aluminum (Al) implantation.  In the first approach, tuning of SBH of nickel-based 
silicide formed by pulsed excimer laser anneal of nickel on silicon implanted with Al was 
investigated.  Our findings show that by adjusting the laser fluence, the distribution of Al 
within the silicide and at the silicide/silicon interface can be controlled.  This in turn affects 
the effective SBH at the silicide/silicon junction.  In the second approach, a new contact 
technology that uses carbon (C) to control or engineer the Al profile within the NiSi was 
demonstrated.  The presence of C retards Al diffusion during silicidation, leading to the 
retention of Al within the NiSi films which lowers the ΦBn of the metal contact.  Integration of 
this new RC reduction technology with strained nFETs with Si:C S/D stressors leads to ~53 % 
REXT reduction and ~18 % IDsat enhancement.  Enhanced device performance shown here, 
coupled with reported contact resistance reduction for pFETs with Al, opens new avenues to 
realize a novel single metal silicide integration solution with dual band edge barrier heights 
for selective contact resistance optimization in CMOS technology.         
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Rsp Spreading resistance Ω.cm 
RTotal Total series resistance Ω.cm 
T Temperature K 
TSi Thickness of Si consumed by silicide nm 
μeff Effective mobility cm2/V-s 
VDD Supply voltage V 
VDS Drain voltage V 
Vf Forward bias voltage V 
VG Gate voltage V 
xxvi 
Symbol Description Unit 
VT Threshold voltage V 
Vt,lin Linear threshold voltage V 
Vt,sat Saturation threshold voltage V 
W Transistor width µm 
WDpoly Poly-depletion width nm 
WFin Fin width nm 
χc Thin inversion channel thickness nm 
χj Junction depth of SDE nm 
χSD Junction depth of deep S/D nm 
θ Bragg angle o 
ΦB Schottky barrier height (SBH) eV 
ΦB
n Effective electron SBH eV 
ΦB
p Effective hole SBH eV 









The evolution of the semiconductor industry in the last five decades has been 
characterized by a trend where the transistor density in integrated circuits (ICs) doubles 
biennially.  This trend, as predicted by Gordon Moore in 1965 [1], was achieved by transistor 
scaling.  Robert Dennard and co-workers from IBM T. J. Watson Research Center 
documented the basic guidelines for transistor scaling [2].  By reducing the device dimensions 
and supply voltage by the same factor, switching speed, power consumption, and transistor 
density can be improved simultaneously.  Device scaling, driven by tremendous advancement 
in lithography, has enabled the semiconductor industry to deliver integrated circuits (e.g. 
microprocessors) with better switching efficiency, speed, and functionality.  Higher packing 
density per unit chip area and improvement in circuit speed performance leads to an 
improvement in performance-to-cost ratio for integrated circuit based products. 
However, aggressive geometrical scaling has met immense technological challenges.  
The  critical  challenges  to  sustain  Moore’s  Law  are specified in the International Technology 
Roadmap for Semiconductors (ITRS), which also charters the upper boundary of the key 
technical requirements for each technology nodes [3].  One of the key priorities for the 
advancement of future device scaling trends is to keep the source/drain (S/D) parasitic series 
resistance (REXT) low.  It is the aim of this thesis to address this challenge that confronts the 
continual improvement of performance.       
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1.2 Challenges in CMOS Scaling 
The saturation current (IDsat) is an important transistor performance parameter.  The 
IDsat determines the intrinsic delay time or the time needed to charge and discharge the gate 
and diffusion capacitance in a transistor.  IDsat affects the circuit speed more than any other 
transistor parameters.  IDsat can be increased by reducing the gate length (LG) as indicated by 
the following equation [4]:  







)( 2  ,                                  (1.1) 
where μeff is the effective mobility, COX is the gate oxide capacitance, W is the transistor 
width, VG is the gate voltage, VT is threshold voltage, and m is the body-effect coefficient 
which typically lies between 1.1 and 1.4.   
As LG shrinks, it was realized that the basic guideline proposed by Dennard et. al. [2] 
has become too restrictive due to difficulties faced in supply voltage scaling.  A delay in 
supply voltage scaling is clearly reflected by comparing the ITRS in 2001 and 2010, as shown 
in Fig. 1.1.  By scaling the supply voltage applied to the drain of the transistor less 
aggressively compared to LG scaling, source-to-drain leakage current in the “off” state is 
higher.  This leads to an increase in static power dissipation.  On the other hand, as the energy 
needed to switch a transistor in one full switching cycle is equal to CV2, the less aggressive 
scaling of power supply voltage also, to a certain extent, limits the amount of reduction of 
dynamic power dissipation.  High dynamic power consumption results in higher heat 
generation which, in turn, leads to carrier mobility and IDsat degradation.   
Reducing VT is an option to improve IDsat for a given supply voltage.  However, the 
nonscalability of subthreshold swing (SS) (the SS of a transistor is limited to 60 mV/decade at 
300 K) limits the extent to which the VT could be reduced.  Aggressive lowering of the VT will 
increase the off-state leakage current exponentially.  This will contribute to an undesirable 
increase in static power consumption.  Increasing dopant concentration within the channel  
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Fig. 1.1  Comparison of power supply voltage requirements between ITRS 2001 [5] and 2010 update 
[3] shows a very significant (~10 years) delay in power supply voltage scaling.  
allows the off-state leakage current to be controlled, but at the expense of lower carrier 
mobility (and hence IDsat).      
The IDsat can also be increased by improving the COX.  This has been achieved by 
scaling down the gate oxide thickness.  However, as we approach the fundamental physical 
limitations of gate oxide scaling, the gate leakage current densities due to direct carrier 
tunneling has hit the maximum tolerable limit for logic devices, in particular for high 
performance logic technology [6].  In 2007, Intel has removed this potential stumbling block 
to continue Moore’s  Law by replacing the thin silicon dioxide (SiO2) with high gate dielectric 
constant (high-κ)  material [7].  The implementation of high-κ  materials   allows   thicker  gate  
dielectric to be used while achieving similar or smaller equivalent SiO2 thickness (EOT).  In 
addition, while the introduction of high-κ   gate dielectric helps to reduce a main source of 
leakage current, the ability to suppress the off-state leakage current from the source to the 
drain of the transistor or control the short channel effects (SCEs) of the transistor is still a 
main concern.                   
Enhancing μeff through channel strain engineering is a promising approach to further 
extend  the  Moore’s  Law.    In  fact,  strain  has  been  incorporated  in  the  Si channel for increasing 
μeff in transistors since the 90 nm technology generation and has been the main workhorse in 
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the semiconductor industry to improve device performance since then.  Different strain 
techniques have been explored to introduce appropriate strain components in the transistor 
channel [8]-[42].  One viable scheme for introducing strain in the transistor channel is to 
incorporate stressors at the S/D regions of the transistor [15]-[42].  By embedding a material 
that is lattice-mismatched with respect to the Si channel in the S/D regions of a device 
structure, beneficial strain can be locally introduced in the channel region.  For instance, 
introduction of SiGe, which has a lattice constant larger than that of Si, at the S/D regions of a 
p-channel transistor has been employed to induce lateral compressive strain in the transistor 
channel [15]-[18].  Recently, embedded silicon-carbon (e-Si:C) S/D stressor has gained 
significant attention as a potential option for strain engineering of Si n-channel transistors 
(nFETs) [17]-[42].  Si:C has a lattice constant smaller than that of Si.  When incorporated at 
the S/D region of the transistor, Si:C S/D induces lateral tensile strain in the Si channel  [Fig. 
1.2].  This effect is complementary to that of SiGe S/D stressors and will result in very 
significant electron mobility and drive current enhancement to nFETs.  The integration of 
these novel strained materials in the CMOS process flow is reckoned to be promising for 




























Fig. 1.2   Schematic illustration of a strained n-channel transistor with lattice-mismatched Si:C 
source/drain stressors.  The lattice interaction of the Si:C S/D stressor with Si lattice at the 
heterojunction are plotted in the insets.   
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1.3 S/D Parasitic Resistance  
1.3.1 Motivation for S/D Parasitic Resistance Reduction 
One of the goals of CMOS scaling is to increase the IDsat to meet the demand for 
better switching efficiency, speed, and functionality in electronics products.  The magnitude 
of the transistor drive current is determined by the total resistance (RTotal) between the source 
and drain.  The RTotal is contributed by both the S/D parasitic resistance REXT as well as the 
channel resistance RCH [Fig. 1.3(a)].  With the aggressively scaling of LG, RCH is reduced due 
to shorter distance between the source and drain regions.  The strain effect due to the S/D 
stressors also increases at smaller LG, leading to a higher effective electron mobility μeff.  Both 
effects lead to a smaller RCH.  As such, REXT becomes a larger fraction of RTotal between the 
source and drain of the transistors as LG is reduced.  The scaling of device dimensions such as 
silicide contact area and S/D junction depth will further increase REXT.  The impact of device 
scaling on REXT will be made clear in the following section.  It has been projected that the 
REXT will become comparable to the RCH at the 32-nm technology node [Fig. 1.3(b)], and 
beyond which, the REXT will begin to dominate the RTotal of the transistor [43].  This implies 
that beyond the 22-nm technology node, high REXT may be a bottleneck for achieving high 












































































Fig. 1.3   (a) Schematic representation of the channel resistance (RCH) and the parasitic resistance 
(REXT).  The summation of these resistances is equal to the total resistance (RTotal) of a transistor.  The 
drain current in the linear region (IDLIN) is inversely proportional to the RTotal.  (b) Simulation 
illustrating the increasing REXT contribution to RTotal.  REXT is projected to become equivalent to RCH at 










Fig. 1.4  (a) Schematic representation of a triple-gate FinFET.  (b) Cross-sectional view in plane A  
of (a), showing multiple gates adjacent to the channel.         

























Fig. 1.5  The REXT issue is expected to be aggravated with the further scaling of the fin width [54].    
Recently, Intel has announced that multiple-gate FETs such as FinFETs [Fig. 1.4] 
would be adopted for control of SCEs in high-volume manufacturing at the 22 nm technology 
generation and beyond [44].  FinFETs, which employ a narrow fin-like conduction channel 
for effective control of SCEs, demonstrate superior gate length scalability compared to planar 
bulk MOSFETs or ultrathin-body MOSFETs [45]-[52].  FinFET device dimensions, including 
the fin width WFin and fin pitch, may be further scaled in sub-22 nm technology generations, 
though challenges associated with high REXT may be encountered [53]-[54].  An exponential 
increase in REXT with the scaling of WFin is depicted in Fig. 1.5.  In aggressively scaled 
FinFETs, high REXT would compromise IDsat.  Hence, to achieve continual improvement of the 
transistor drive current and speed performance, reducing REXT is essential.  In the next section, 
the major components of REXT and their contributions to REXT will be discussed.  
7 







Fig. 1.6 The major resistance components of REXT.  The REXT is equivalent to the series and parallel 
combination of ROV, RSDE, RSD, and RC. 
Figure 1.6 shows the four separate resistance components of the REXT: source/drain 
extension (SDE)-to-gate overlap resistance ROV, SDE resistance RSDE, deep source/drain (S/D) 
resistance RSD, and silicide contact resistance RC.  The simple first order estimation of these 
resistance components [4] is presented next to explain their relation to device parameters. 
The ROV comprises of the accumulation-layer resistance Rac and the spreading 
resistance Rsp.  The Rac is dependent on the gate voltage and is not easily separated from the 
RCH.  Assuming that the current  spreads  from  a   thin  inversion  channel   (χc) beneath the gate 
and into a uniformly doped SDE region, the Rsp can be estimated from [4]: 







 ,                                             (1.2) 
where ρj is the resistivity of the uniformly doped SDE region and χj is the junction depth of 
the SDE.  Similarly, by assuming an ideal box-like profile for the SDE region, the RSDE can be 
expressed as:  





 ,                                                   (1.3) 
LSDE is SDE length which is equal to the distance between the silicide contact edge to the gate 
edge.  Alternatively, LSDE can also be estimated to be equal to the spacer width of the 
transistor.    
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Fig. 1.7 Relative contributions of different resistance components to REXT for (a) nFETs and (b) 
pFETs.  The RC is a major contributor to the REXT for devices with small gate length [55]. 
The RSD can be estimated by  





 ,                                              (1.4) 
where ρSD is the resistivity of the uniformly doped deep S/D region, LSD is lateral diffusion 
length of the deep S/D, χSD is the junction depth of the deep S/D and TSi is the thickness of the 
Si which is consumed by the silicide.  Lastly, the RC is given by [4] 









 coth)( ,                           (1.5) 
where lc is the length of the silicide contact and ρC is the contact resistivity of the metal 
silicide and silicon interface. 
Stringent control on the lateral and vertical diffusion of the junction depth, in 
particular  χj, is necessary for SCEs control.  From the above equations (1.2) – (1.5), it is clear 
that the scaling of junction depth, in addition to other device dimensions such as contact 
width and device width, will lead to an increase in various resistance components and hence 
REXT.  The various components of the REXT were further analyzed and their relative 
contributions to the REXT of nFETs and pFETs are summarized in Fig. 1.7(a) and (b), 
respectively [55].  From Fig. 1.7(a) and (b), it is evident that the RC at the silicide/heavily-
doped S/D interface is a one of the major contributors to REXT.  Thus, it is imperative to 
explore solutions to minimize RC.    
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1.3.3 Contact Resistance Reduction: Concepts and Techniques 
The RC is dictated by the contact area and is a function of the metal silicide-silicon 
interfacial   contact   resistivity   ρC as indicated in Equation (1.5).  The   ρC, in turn, is an 
exponential function of the Schottky barrier height (ΦB) of the metal silicide and the activated 
doping concentration (N) at the silicide/heavily-doped S/D interface.    The  ρC can be expressed 
as [4]: 











 ,                                         (1.6)    
where εs is the permittivity of Si, m* is the effective mass and h is   the   Planck’s   constant.    
While the contact area is restricted by the scaling rule, reducing ΦB and/or increasing the 
active doping concentration at the silicide/heavily-doped S/D interface remain viable options 
for reducing RC.    
To increase the active doping concentration at the silicide/heavily-doped S/D 
interface, high temperature annealing is used.  However, high temperature annealing often 
leads to rapid diffusion of dopants which, in turn, increases the junction depth.  Increase in 
junction depths, in particular χj, will compromise the SCEs control and thus the switching 
efficiency.  In addition, the maximum doping concentration of an impurity for any given 
temperature is dictated by its solid solubility limit [56]-[57].  To improve the dopant 
activation while keeping dopant diffusion at a minimal, the use of different doping and 
annealing schemes, such as gas phase doping [58]-[59], plasma doping [60]-[61], flash anneal 
and millisecond laser anneal [62]-[65] have been either proposed or adopted.         
Another option to increase the active doping concentration at the silicide/silicon S/D 
interface is through exploration of dopants segregation at the interface between the silicide 
contact and silicon [66]-[68].  This is achieved by implanting dopants into the S/D regions 
prior  to  metal  deposition.    The  dopants  are  “snow-plowed”  or  segregated  at  the  silicide/silicon 
interface during silicide formation, creating a shallow region that is supersaturated with 
dopants near the silicide/silicon interface.  Placement of dopants at the silicide/silicon 
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interface can also be achieved by ion implantation into a preformed silicide followed by a 
drive-in anneal [67]-[68].  The presence of the dopants at the silicide/silicon interface will 
alter the energy band diagram as indicated in Fig. 1.8, resulting in the narrowing of the barrier 
depletion width.  The actual or physical ΦB remains unchanged, but the narrowing of the 
tunneling barrier width increases the tunneling probability of carriers.  This leads to the 
reduction of the effective ΦB.  
To directly modulate   the   actual   or   physical   ΦB of the silicide contact, silicide 
materials engineering or use of dual silicides with near-band-edge effective work-functions 
have been proposed [69]-[77].  By moving the work-function of the metal contact closer to 
the Si band-edge (conduction band for nFETs or valence band for pFETs), the tunneling 
distance can be reduced.  This increases the carrier tunneling probability.  In addition, the 
thermionic emission of the carriers can also be enhanced due to the reduced barrier for 
















Fig. 1.8 Energy band diagrams across the silicide/semiconductor junction with and without dopant 
segregation.  ΦM is the workfunction of the metal silicide and ΦBn is the electron Schottky barrier 
height.  The presence of super-saturated of activated dopants at the silicide/semiconductor interface 
results in the narrowing of the depletion barrier width, leading to enhanced electron tunneling and 
hence lower effective ΦBn.    
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1.4 Objective of Dissertation  
The objective of this research is to address the escalating dominance of high REXT, and 
especially RC, in advanced transistors such as nanoscaled devices and FinFETs.  The main 
emphasis of this work is placed on developing novel S/D metal silicide materials and contact 
reduction technologies for nFETs with or without Si:C S/D.  The achievement of improved 
device performance with the different RC reduction options forms the underlying motivation 
of this work.  The results of this thesis will assist in the assessment of RC reduction options for 
advanced transistors in the 22-nm technology node and beyond.  
 
1.5 Thesis Organization  
The key results and discussion of this research are documented in following 5 
chapters.  Chapter 2 details the process development of forming nFETs with e-Si:C S/D 
stressors using carbon implantation and solid phase epitaxial regrowth.  Key process 
development and material characterization were performed to understand the interaction 
between dopants and substitutional carbon concentration Csub.  The process flow developed in 
Chapter 2 will form the device fabrication baseline for the contact technology option reported 
in Chapter 6.  In addition, an integration scheme for realizing strained nFETs with e-Si:C S/D 
stressors formed in close proximity to the channel is examined.  The stressors are termed 
Channel Proximate (CP) Si:C S/D stressors, whose proximity to the channel improves their 
effectiveness in contributing to tensile strain in the channel region.  Numerical simulation was 
performed using finite-element method to assess the strain enhancement due to CP Si:C S/D.  
The impact of channel orientation on IDsat enhancement was also investigated.    
Chapter 3 explores the use of sulfur (S+) implantation and segregation process 
technology as an avenue for RC reduction for strained n-channel FinFETs (n-FinFETs) with 
Si:C S/D stressors.  The physical mechanism for the reduction in effective Schottky barrier 
for   electrons  ΦB
n due to pre-silicided sulfur ion implantation and segregation is examined.  
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Additional insights on the dependence of drive current on fin width and gate length with this 
contact technology are discussed. 
The technology demonstration in the preceding chapter evaluates a contact option 
solely for nFETs.  This implies that integration solution employing the contact option will 
require an integration scheme which incorporates dual silicides or different impurities for p- 
and nFETs separately.  This will increase the fabrication process complexity.  Hence in 
Chapter 4, we introduce a novel RC reduction technology where tellurium (Te+) implantation 
and segregation was employed to lower  the  effective  ΦBn of platinum-based silicide contacts 
for n-FinFETs with Si:C S/D stressors.  As platinum silicide has a low Schottky barrier height 
for holes and is a suitable contact for p-FinFETs, this new contact resistance reduction 
technology has potential to be introduced as a single-metal-silicide dual-barrier-height 
solution for future CMOS FinFET technology.  Extensive material and device analysis were 
performed to assess the effectiveness of this contact technology.    
In Chapter 5, we extend the concept of utilizing Te+ implantation and segregation for 
lowering the effective ΦBn for Si S/D n-FinFETs.  Unlike the integration scheme discussed in 
the preceding chapter where Te+ implantation was performed after S/D formation, a new RC 
reduction approach where a shallow Te+ ion implantation was performed sequentially with 
deep S/D dopant prior to S/D activation anneal is examined.  The introduction of Te+ at the 
same process step with deep S/D dopant implantation for nFETs eliminates the need of extra 
masking step to prevent Te+ implantation into pFETs.  This achieves process simplification.  
Evaluation of the feasibility of the integration of this RC reduction concept for S+ and Te+ 
implantation was performed.  In addition, the impact of the contact technology on carrier 
transport properties such as carrier backscattering and ballistic efficiency is also investigated.      
In Chapter 6, we examine the use of aluminum (Al+) implantation to modulate the ΦB 
of NiSi contacts.  The core of this chapter is organized into two main parts.  In the first part, 
we investigate the   tuning  of  ΦB of nickel silicide formed by pulsed excimer laser anneal of 
nickel on silicon implanted with Al+.  A wide range of laser fluence was investigated and it 
has been found that laser fluence influences the distribution of Al within the silicide and at the 
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silicide/silicon interface.  Depending on the distribution of Al, the ΦB of the metal contact can 
be adjusted either towards the conduction or valence band-edge.  In the second part of this 
chapter, we discuss a new technique of achieving reduced ΦBn for NiSi contacts on planar 
nFETs with e-Si:C S/D stressors with Al+ implantation.  The Al+ profile was controlled or 
engineered  by  carbon  (C).    The  presence  of  C  is  found  to  suppress  the  “snow-plowing”  of  Al 
during silicidation and hence retained a high concentration of Al+ within the NiSi.  
Incorporation of Al within the NiSi reduces the ΦBn.  The effect of this new RC reduction 
technique on device performance is analyzed.    
The contributions of this thesis and possible future direction pertaining to S/D contact 

















Silicon-Carbon Source and Drain Stressors for 
Enhanced N-Channel MOSFET Performance 
 
2.1 Introduction 
Strained silicon metal-oxide-semiconductor field-effect transistors (MOSFETs) have 
been widely adopted in integrated circuit manufacturing for enhancement of carrier mobility 
and drive current IDsat since the 90-nm technology generation.  To induce lateral tensile strain 
in the silicon (Si) channel of n-channel MOSFETs (nFETs), stress memorization technique 
[13]-[14] and high tensile stress nitride (SiN) etch-stop layer [11],[15] have been used.  
Recently, embedded silicon-carbon (e-Si:C) source/drain (S/D) stressor has gained attention 
as a feasible option for strain engineering of Si nFETs [17]-[42].  Introduction of carbon (C) 
into the substitutional sites of the Si lattice to form Si:C at the S/D regions will induce lateral 
tensile strain into the Si channel.  However, achieving high substitutional C concentration Csub 
is a challenge due to the low bulk solubility of C in Si (3 × 1017 atoms/cm3) [78].  Large 
disparity between the Si-Si and Si-C bonds in both binding energy and bond length makes 
achieving Csub of 1 to 2% or higher difficult.  Large lattice distortion would result in local 
increase in Gibbs free energy.  This, in turn, further limits incorporation of Csub in 
thermodynamic equilibrium.  Hence, non-equilibrium growth methods will be required to 
create a metastable Si layer highly supersaturated with substitutional C.  Si:C has been formed 
successfully on Si with selective epitaxial growth [19]-[38].  An alternative method to form 
Si:C is by C ion implantation and followed by solid-phase epitaxy (SPE) [39]-[42].  For bulk 
nFETs, the formation of e-Si:C S/D stressors by ion implantation and SPE could be more cost 
effective than by selective Si:C epitaxy.   
Despite the promising potential offered by C incorporation, there are a host of 
technological issues that will ultimately limit strain-induced performance enhancement for 
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nFETs with Si:C S/D.  Strain preservation has been identified as one of the key issues to 
address.  For a conventional nFET, high dopant concentration is incorporated into the S/D 
regions to lower S/D parasitic series resistance (REXT).  However, recent works have reported 
that the introduction of dopants into epitaxial grown Si:C followed by rapid thermal annealing 
(RTA) for dopant activation can degrade the Csub [25],[29],[79].  This limits the potential 
benefits of the Si:C stressors.  In addition, with the downscaling of gate pitch for higher 
circuit density, the effectiveness of strain technology will be adversely affected [80]-[82].  
Performance degradation associated with stress loss due to pitch scaling can be substantial 
[80]-[82].  To maintain or increase the strain effects due to the S/D stressor, solutions such as 
the use of laser annealing to increase the Csub [29],[79],[83], increasing the thickness of the 
S/D stressor [16],[26] or alteration of the mechanical boundary conditions, e.g., removal of 
spacers [37], to increase the channel stress have been demonstrated.  To achieve high Csub and 
enable further pitch reduction with minimal performance compromise, process optimization is 
necessary and new techniques to maintain or further enhance the strain in the transistor 
channel region will be highly desirable.              
In this chapter, the focus is on forming Si:C S/D using C implantation and SPE.  
Process development for forming Si:C S/D stressors is documented in Section 2.2.  Material 
studies were performed to understand the influence of dopants on effective Csub, and to enable 
process optimization.  Section 2.3 describes the device fabrication flow for forming nFETs 
integrated with Si:C stressors developed in this work.  In addition, a novel integration scheme 
for realizing strained nFETs with enhanced strain effects by deploying Si:C S/D stressors in 
close proximity to the channel is demonstrated.  Numerical simulation using finite-element 
(FE) method was performed to evaluate the dependence of the strain introduced by Si:C S/D 
stressor on its proximity to the channel and on the gate pitch.  NFETs with conventional Si:C 
S/D and CP Si:C S/D were fabricated, extensively characterized, and compared.  The impact 
of channel orientation on the drive current and linear transconductance improvement was also 
studied.  Section 2.4 summarizes the key results in this technology demonstration.       
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2.2 Materials Characterization and Process Optimization of Silicon-Carbon 
Source/Drain Stressors  
Key process development and materials characterization results are documented in 
this section.  Here, the interference of dopants with C substitutionality under various 
annealing conditions is examined with the aim of achieving sufficient dopant activation 
without extensive Csub loss.  The key characteristics of Si:C films were explored extensively 
to establish a baseline for forming strained Si:C S/D nFETs using C+ implantation and SPE.            
2.2.1 Substrate and Test Structures Fabrication 
(001) p-type bulk Si wafers were used as the starting substrates to form Si:C-on-Si.  
First, germanium (Ge+) pre-amorphization implantation (PAI) at 5 × 1014 cm-2 and 50 keV 
was performed to minimize C channeling in a subsequent implantation.  This was followed by 
a multi-energy C+ implantation, as summarized in Table 2.1.  Various implantation energies 
and doses were selected to obtain an uniform C profile with peak C concentrations of 1.5 
atomic percent (at. %), 2.0 at.%, and 2.5 at.%.  A control sample without C+ implantation but 
received Ge+ PAI was also prepared.  For a fair comparison, amorphization depths for all 
wafers were kept the same.  To investigate the relation between Csub and Phosphorus (P) or 
Arsenic (As) activation, different P and As concentrations were introduced into all samples.  
The splits include the following: no P or As implantation; and a double P+ (2 × 1015 cm-2 at 6 
keV and 5 ×1014 cm-2 at 15 keV) or As+ (2 × 1015 cm-2 at 8 keV and 5 ×1014 cm-2 at 25 keV) 
implantation.  Finally, a rapid thermal anneal (RTA) was performed in nitrogen (N2) ambient 
to form undoped and doped crystalline Si or Si:C for all splits.    
Table 2.1  An overview of C+ implantation conditions used in this chapter.   
Peak C+ 
Concentration (at %) 
C+ Implant 1 (cm-2) 
2.5 keV 
C+ Implant 2 (cm-2) 
5.5 keV 
C+ Implant 3 (cm-2) 
12 keV 
1.5 4.7 × 1014 7.2 × 1014 3.6 × 1015 
2.0 6.2 × 1014 9.5 × 1014 4.8 × 1015 
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Fig. 2.1  Schematics illustrating the process flow used for fabricating contact structures comprising 
NiSi on p-type Si.  (a) Photolithography and wet-etching were employed to define the active contact 
windows in Si.  (b) Ge+ PAI was performed prior to multiple energy C+ implantation to achieve a 
uniform C concentration profile.  (c) A RTA was done to form the Si:C region.  (d) Silicidation was 
performed in the square shaped active regions defined by the SiO2.      
In addition to blanket wafers for material analysis, two-terminal Schottky p-type 
control and Si:C contact devices with a substrate doping of 1 ×1015 cm-3 were also fabricated 
for studying the junction leakage current across the metal contact/Si:C interface for Si:C films 
at different C concentrations.  The key process steps used for fabricating the 10000   μm2 
square-shaped contact test structures are shown in Fig. 2.1.  Wet oxidation of the wafers was 
carried out to form 200 nm field oxide (SiO2).  This was followed by active pattern 
lithography and SiO2 etch to expose active Si regions [Fig. 2.1(a)].  All the test structures 
received the same Ge+ PAI and C implantation sequence and conditions, as described 
previously [Fig. 2.1(b)].  To avoid influence from the dopant, no P+ or As+ were introduced 
into the diodes.  This was followed by a RTA [Fig. 2.1(c)].  Next, all contact test structures 
underwent silicidation using the same silicidation process flow.  First, substrate cleaning 
comprising a hydrofluoric acid solution HF:H2O [1:100] dip to remove oxide prior to 
metallization was performed.  Immediately after cleaning, 12 nm thick Ni film was then 
sputter-deposited followed by thermal anneal silicidation process at 550 oC for 30 s.  
Unreacted Ni was selectively removed with a wet etch in sulfuric acid-peroxide (SPM) 
solution at 80 oC for 120 s [Fig. 2.1(d)].  Aluminum with a thickness of ~200 nm was 
deposited on the backside of the wafers as the second contact terminal for the Schottky 
junctions.  Electrical characterization in this work was performed by direct probing of the 
metal silicide contacts.       
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2.2.2 Dopants Diffusion during Silicon-Carbon Formation  






















































































Fig. 2.2  As-implanted SIMS depth profiles of (a) C, (b) P and (c) As.  Energies and dosages for P and 
As implantations are chosen to match both P and As profiles.     
Time-of-flight secondary ion mass spectrometry (TOF-SIMS) operating in the 
positive scan mode with cesium ions at 3 keV was used to examine the distribution of C, P 
and As before and after SPE.  The quantification of C, P and As concentrations were 
performed with calibration samples receiving C+ implantation at 2.4 × 1015 cm-2 and 6 keV, P+ 
implantation at 2 × 1015 cm-2 and 6 keV and As+ implantation at 2 × 1015 cm-2 and 8 keV, 
respectively.  Fig. 2.2 shows the as-implanted SIMS profiles C, P and As in Si for samples 
with a peak C concentration (Ctotal) of ~1.5 at %.  A uniform C concentration of ~1.5 at % is 
achieved in the top ~50 nm of the Si layer.   
As described previously, a Ge+ PAI was performed prior to C and dopants 
implantation.  The Ge+ PAI amorphized the surface of the Si sample, as revealed in the cross-
sectional transmission electron microscopy (TEM) of Fig. 2.3(a).  The average depth of the Si 
that was completely amorphized by the Ge+ implantation is ~60 nm, as determined from the 
TEM image [Fig. 2.3(a)].  A well defined interface between the amorphized layer and a 
crystalline underlying layer is observed.  It has been reported that partial amorphization of 
regions surrounded by single crystal matrix will result in incomplete re-crystallization [84], 
thus complete amorphization is believed to be crucial for successful incorporation of 
substitutional carbon.  After SPE, the crystallinity of the Si is restored.  A high-resolution  
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Fig. 2.3  (a) TEM image of the Si sample implanted with Ge+ and C+ showing the average amorphized 
depth to be ~60 nm.  (b) The HRTEM image reveals that full restoration of the crystalline quality is 
achieved after SPE at 800 oC.    
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Fig. 2.4  SIMS analyses of (a) As and (b) P profiles after annealing.  P experiences more diffusion 
compared to As.  However, the presence of C allows P diffusion to be suppressed.           
TEM (HRTEM) image of the Si:C region formed is shown in Fig. 2.3(b), where an annealing 
temperature of 800 oC was used.      
Fig. 2.4 compares the SIMS profiles of As and P for samples with and without C+ 
implantation after annealing at 800 oC or 900 oC.  Minimal As diffusion is observed for 
samples with and without C+ implantation after annealing at either 800 oC or 900 oC.  In 
contrast, due to P’s lower activation energy EA for diffusion compared to As [3.51 – 3.67 eV 
for P and 4.05 – 4.34 eV for As [85]], significant P diffusion is observed after thermal 
annealing.  It is noted that P diffusion is retarded for samples with C+ implantation compared 
to samples without C+ implantation.  The diffusion of P at low concentration or tail region of 
the P profile is mediated by Si interstitial mechanism [86]
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function as sinks for Si interstitials, results in an undersaturation of Si interstitials [87] and 
thus suppresses the diffusion of P.  This phenomenon is similar to the suppression of boron 
diffusion by C [88].            
2.2.3 Conductivity of Silicon-Carbon Films   
Next, dopant activation studies were performed by comparing the sheet resistance 
(RS) for samples with and without C+ implantation at different annealing temperatures.  The 
RS of each sample are extracted using four-point probes measurement [89].  As the junction 
depth (χj) influences the RS of a sample, χj has to be considered due to the different As and P 
depth profiles after annealing.  Fig. 2.5 compares the RS of As- or P-doped samples with and 
without C+ implantation, with χj taken into account.  The χj is defined at the depth at which the 
doping concentration falls to 1 × 1019 cm-3.  In general, higher RS is observed for samples with 
C+ implantation.  This is consistent with the observations reported in Ref. [39].  The higher RS 
observed for samples with C+ implantation is probably due to reduced donor activation in the 
presence of C.  C will compensate As or P donor atoms via the formation of C-As or C-P 
complex.  Ab initio calculations reveal that formation of C-As or C-P complex has a 
“deactivating” effect as C-As or C-P complex is electrically inactive and neutral at high Fermi 
level [90].  It is noted that the P-doped Si or Si:C samples is more conductive than As-doped 
samples since P provides a higher carrier density than As [91].   






















 With C+ and As+
 P+
 With C+ and P+
 
Fig. 2.5  The sheet resistance (RS) of As- and P-doped Si and Si:C samples were compared at different 
annealing temperature.  The annealing time is fixed at 30 s for all samples.  In general, introduction of 
C incorporation increases the RS of samples with the same dopant content.  RS is observed to be 
substantially lower for P-doped samples compared to As-doped samples.            
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Due to its low diffusivity, As has been the preferred n-type dopant for S/D.  The 
retardation of P diffusion in the presence of C, as discussed previously, and the improved 
conductivity offer by P suggest the possibility of adopting P as the primary dopant in Si:C 
S/D stressors to reduce the S/D parasitic resistance.  As such, we will focus on P-doped 
samples for our further analysis and process development.      
2.2.4 Impact of Annealing Temperature and Duration on Csub 
Next, the impact of annealing temperature on Csub is investigated.  The effective Csub 
of the Si:C film can be inferred from the lattice spacing of the recrystallized samples which 
can be accurately measured by HRXRD [Fig. 2.6(a)-(b)].  The strain was examined using Cu 
Kα1 x-ray diffraction around the (004) silicon peak after thermal annealing as illustrated in 
Fig. 2.6(a) and (b).  The satellite peak of the Si:C sample has a larger Bragg angle than the Si 
(004) peaks, showing a lattice constant which is smaller than Si and this indicates tensile 
strain in the film.  The change in the interplanar spacing d of the Si:C layer can be measured 
by   a   corresponding   change   in   the  Bragg   angle   θ  with   respect   to   the  Si   substrate   values   by  
taking the derivative of the Bragg’s  Law  and   is expressed   ))((cot   dd .  The 
lattice constant of the Si:C perpendicular to the Si surface 
1 x xSi Ca 
 follows the expression as 
given by [92]: 




( )( ) [ ( ) ] [1 2 ]
( )x x x x
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Si C Si C
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Si Ca x  is the relaxed lattice parameter of Si:C, 
IIa  is the in-plane lattice constant of 
Si, 11( )C x  and 12 ( )C x  are the elastic constants of Si.  Due to the small carbon concentrations 
in the samples, the Si elastic constants of 11 211 16.577 10 /C dynes cm   and 
11 2
12 6.39 10 /C dynes cm   are used in all cases.  The value of the relaxed lattice constant of 





Si Ca x , is given by 1
2( ) 2.439 0.5705
x x
relaxed
Si C sia x a x x     [93].  Hence Csub 
can be calculated accordingly.   
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Fig. 2.6  HRXRD spectra of (a) undoped and (b) P-doped Si:C formed at various annealing 
temperatures.  The annealing time and Ctotal is fixed at 30 s and ~1.5 at %, respectively for all samples.  
(c) Csub as a function of various annealing temperatures for P-doped and undoped Si:C films.              
Fig. 2.6 compares the HRXRD spectra of undoped [Fig. 2.6(a)] and P-doped Si:C 
films [Fig. 2.6(b)] formed at different annealing temperatures.  The Csub of the various Si:C 
films were calculated and summarized in Fig. 2.6(c).  It is observed that Csub remains 
thermally stable up to 850 oC for undoped Si:C films, beyond which it begins to reduce 
drastically.  The drop in the Csub for Si:C film formed at elevated temperatures (for example 
900 oC and beyond) is believed to be due to the metastable nature of the Si:C films formed 
using SPE regrowth.  During the formation of Si:C at these elevated temperatures, it is likely 
that the formation of the Si:C were completed during the temperature ramp-up stage or before 
the main annealing step finishes.  As such, the substitutional C atoms in the metastable Si:C 
films will be subjected to an extended annealing duration and are likely to move from 
substitutional sites to either interstitals sites, Si:C precipitates [94], or C substitutional-
interstitials complexes [95].   
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Fig. 2.7  Percentage of C substitution of P-doped Si:C film remains relatively stable at 800 oC up to 
40s.  Loss in substitutional C occurs at 800 oC 60 s.             
The addition of P into C+ implanted samples has led to degradation in Csub for Si:C 
films across all annealing temperatures [Fig. 2.6(c)].  Significant drop in Csub is observed at 
850 oC for P-doped Si:C films compared to undoped Si:C films formed using the same 
annealing conditions.  This observation is consistent with other reports [25],[29],[79],[95] 
where enhanced substitutional-to-interstitials diffusivity of C in the presence of P during 
thermal processing is reported.  During the thermal processing, the amount of impurities (C 
and P) incorporated in substitutional sites of Si is dictated by the Gibbs free energy of mixing.  
The solid solubility of P in Si (~1.2 × 1021 cm-3) is several orders of magnitude higher than 
that of C (~5 × 1017 cm-3), and P has a high tendency to occupy substitutional sites [91].  The 
competition between P and C for substitutional Si sites should be considered in device design, 
e.g. strain effects of Si:C stressors can be enhanced by decoupling the P and C profiles.  This 
can be accomplished by designing stressors that are positioned beneath the S/D extension 
(SDE) regions where the P concentration is lower compared to the deep S/D regions.  The 
feasibility of this device design concept will be explored and discussed further in Section 2.3 
of this chapter.   
Similar to undoped Si:C films, prolonged annealing of P-doped Si:C films will result 
in further reduction of Csub [Fig. 2.7].  Fig. 2.6(c) shows that Csub of ~1.1 % can be achieved 
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by C+ implantation and followed by annealing at 800 oC for 30 s for P-doped Si:C film.  Csub 
of P-doped Si:C remains stable even at slightly longer annealing time, as shown in Fig. 2.7.  
After prolonged annealing (~ 60 s) at 800 oC, Csub of P-doped Si:C drops from ~1.1 % to ~0.9 
%.  From the results of RS [Fig. 2.5] and Csub [Fig. 2.6 and Fig. 2.7] analysis, it is clear that 
there is a trade-off in achieving sufficient dopant activation and high Csub.  To achieve high 
Csub for strained engineering, Si:C films formed at the annealing temperature of 800 oC for 40 
s are used for further analysis in the next section.                       
2.2.5 Impact of Post-Annealing Treatment on Csub 
The presence of C interstitials or substitutional-complexes in the depletion region of 
the drain-body junction degrades the carrier generation lifetime [96].  This may result in 
undesirable junction leakage in carbon incorporated devices.  To address the leakage issue for 
carbon incorporated devices, a second low temperature anneal after S/D formation (i.e. post-
annealing treatment) was explored [97].  In this section, strained Si:C films and diodes are 
subjected to low temperature post-SPE anneal to evaluate the effectiveness of post-annealing 
treatment in suppressing leakages that can be possibly induced by C interstitials or C-
complexes.  To avoid influence of dopant on the junction leakage, no P+ or As+ were 
introduced into the diodes.       
As discussed in the preceding section, Si:C film is sensitive to thermal processing.   
Hence careful selection of post-SPE annealing condition is necessary to ensure minimal loss 
of Csub.  Strained Si:C films formed at 800 oC for 40 s were subjected to various post-SPE low 
temperature anneal for 120 s.  Fig. 2.8(a) plots the HRXRD spectra of strained Si:C films 
after different post-SPE anneal.  Csub of the Si:C films were calculated and summarized in Fig. 
2.8(b).  Significant drop in Csub is observed for P-doped Si:C films annealed at 800 oC and 
above.  To maintain an acceptable level of Csub for strained engineering, the post-SPE 
annealing condition of 650 oC for 120 s is selected for leakage reduction study. 
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Fig. 2.8  (a) HRXRD spectra of strained P-doped Si:C films after subjected to different post-SPE 
anneal temperature treatment.  (b) Csub of P-doped and undoped Si:C films after different post-SPE 



























































(a) (b)  
Fig. 2.9  (a) For Si:C diode with Ctotal of ~2.5 at % (Csub of ~1.55 at %; Cint of ~0.9 at %), the leakage 
current measured at 1 V is reduced from 4.31 × 10-4 A/cm2 to 1.37 × 10-4 A/cm2 after post-SPE anneal.  
(b) The reduction in leakage current shows a dependence on Cint.                     
Fig. 2.9(a) plots the current-voltage (I-V) curves of Si:C contact devices with and 
without post-SPE anneal.  While the I-V characteristics at the forward-bias remain unchanged, 
a drop in leakage current is observed for Si:C contact devices with post-SPE annealing at 650 
oC for 120 s.  Fig. 2.9(b) compares the percentage reduction in leakage current for Si:C diodes 
with and without post-SPE anneal at different C interstitial fraction Cint.  The percentage of 
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leakage current reduction after post-SPE anneal is more obvious for samples with a higher 
Cint, suggesting that the presence of C interstitials or C-complexes in the depletion region 
could have contributed to the reduction of the leakage current.  The post-SPE anneal at 650 oC 
for 120 s is found to have negligible impact to the strain state of the Si:C films at various Ctotal 
[Fig. 2.10].  It was reported that the electron Schottky barrier height of NiSi:C contacts 
decreases with increasing Csub [98].  This, in turn, will result in a decrease in reverse current 
for NiSi:C formed on p-type Si:C substrate.  Negligible change in Csub after post-SPE anneal 
for all samples with different Ctotal indicates that the reduction in the leakage current is 
unlikely to be contributed by the change in the Csub.  Hence, the possibility of a change in Csub 
in affecting the reduction of the leakage current can be eliminated.  Based on the observations 
from the process development, a two-step SPE anneal (800 °C 40 s, followed by 650 °C 120 
s) will be used to form P-doped Si:C S/D stressors during the device integration. 
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Fig. 2.10  Substitutional carbon concentration Csub obtained from HRXRD analysis as a function of 





2.3 Strained N-Channel FETs with Silicon-Carbon Source/Drain Stressors 
and Channel Proximate Stressors for Enhanced Performance   
The impact of gate pitch scaling on the magnitude of strain induced by Si:C S/D 
stressors in the channel region is explained in Fig. 2.11(a).  Reducing the gate pitch decreases 
the lateral tensile strain in the channel.  The effectiveness of stressors has to be enhanced to 
maintain or increase the channel strain in devices packed at higher density or at reduced pitch.  
One option to enhance the strain effects of Si:C S/D stressors is to place them in closer 
proximity to the channel, as illustrated by Fig. 2.11(b).  The stressors in Fig. 2.11(b) will 
hereinafter be termed as Channel Proximate (CP) Si:C S/D stressors.  The experimental 
realization of unstrained control nFETs, nFETs with conventional Si:C stressors, and nFETs 
with CP stressors will be discussed in this section. 
 
Larger Pitch SiN Etch-Stop Layer
(a)  nFETs with Si:C S/D Stressors
(b)  nFETs with Channel-Proximate (CP) S/D Stressors
High Tensile Strain Si:C S/D Stressor Reduced Tensile Strain
Reduced Pitch
High Tensile Strain









Si Si:C S/D 
Vertical Si:C/Si Heterojunction
 
Fig. 2.11  (a) The strain effects from stressors such as Si:C S/D to the nFET channel decrease with gate 
pitch reduction for high device packing density.  (b) Channel Proximate (CP) Si:C S/D stressors, which 
are in and/or under the S/D extension (SDE) region, allows enhanced strain effects in comparison with 
the conventional Si:C S/D stressor design in (a). 
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2.3.1 Channel Proximate Stressors for Enhanced Strain Effect in Channel Region 
(a) (b)
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Fig. 2.12  Simulation of the lateral strain εxx in the channel region of an nFET with (a) Si:C S/D or with 
(b) CP Si:C S/D using the finite element method [16].  Closer proximity and larger volume of the CP 
S/D stressors induce a higher εxx in the channel of nFET.   
Two-dimensional finite-element simulation Analysis System (ANSYS) was 
performed to study the strain field in the transistor structure with Si:C S/D stressors and to 
evaluate the enhancement in strain effect due to CP Si:C S/D.  Boundary conditions are such 
that the bottom of the substrate is rigid and the tractions at free surfaces are zero. Since the 
sizes of the domain are bound by shallow-trend isolation, they are assumed to have no 
horizontal displacement.  A non-uniform grid with a grid size as small as 1 nm was used near 
the interfaces to obtain accurate results.  Lattice mismatch between Si:C and Si was simulated 
using the framework of thermoelasticity [16]-[17].  The Si:C S/D has a thickness of 60 nm 
and a Csub of 1.45%.     
Fig. 2.12(a) and (b) plot the lateral strain εxx profiles in transistors with two different 
Si:C S/D designs.  The gate length LG of both transistors is 45 nm.  In Fig. 2.12(a), the Si:C 
regions are formed adjacent to the region under the 15 nm spacer, giving an inter-stressor 
separation of 75 nm.  It is noted that the Si region right beneath the Si:C S/D stressors 
experiences a compressive εxx.  The Si beneath the Si:C S/D partially complies with the 
smaller lattice constant of Si:C, suggesting that the Si:C is partially relaxed.  Lattice 
interactions at the vertical Si:C/Si heterojunction induce a lateral tensile strain in Si which 
extends well into the channel region.   
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Channel Proximate (CP) Si:C S/D
 
Fig. 2.13  The average strain xx  in the top 5 nm of the channel underneath the gate decreases with 
decreasing gate pitch.  NFET with CP Si:C S/D has a higher channel strain for a given pitch or gate 
length LG.  Gate pitch reduction causes xx  to decline, although this is less pronounced for the CP Si:C 
S/D.       
Fig. 2.12(b) presents the CP Si:C structure in which the inter-stressor separation is 45 nm.  It 
is clearly observed that a smaller inter-stressor spacing in the CP Si:C structure [Fig. 2.12(b)] 
gives a higher εxx.  The higher εxx in the Si channel located near the surface where carrier 
transport takes place will lead to a further enhancement in mobility and drain current.    
The lateral strain component εxx in the top 5 nm of the channel region under the gate 
is averaged and denoted by xx .  The spatially averaged lateral strain xx  as a function of gate 
pitch is plotted in Fig. 2.13.  As gate pitch shrinks, LG reduces as indicated in Fig. 2.13.  The 
LG and gate pitch are based on the values stipulated in the ITRS roadmap [3].  For each gate 
pitch and LG, the CP Si:C S/D contributes a higher xx  than the conventional Si:C S/D.  The 
onset of rapid reduction in channel stress as the gate pitch shrinks is delayed with CP Si:C 
S/D.  For instance, as the gate pitch shrinks from 240 to 180 nm, conventional Si:C S/D 
suffers a reduction in xx  of ~7.7 %, while the corresponding reduction is only 1.8% for the 
CP Si:C S/D.  This difference is larger at smaller gate pitches, clearly indicating the 
advantage or scalability of the CP Si:C S/D in the regime where the gate pitch is aggressively 
scaled. 
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2.3.2 Process Integration and Device Fabrication 
To ascertain the feasibility of the device design concept discussed in the preceding 
section, experimental realization of unstrained control nFETs, nFETs with conventional Si:C 
stressors, and nFETs with CP Si:C stressors were carried out next.  Eight inch bulk Si 
substrates with (001) surface orientation were used as the starting substrate.  A standard nFET 
fabrication process flow was used.  After forming isolation structures with the use of local 
oxidation of silicon (LOCOS), well implant, threshold voltage VT  adjust implant, and anti-
punchthrough implant were carried out.  Next, thermal oxidation was used to form 2.8 nm of 
SiO2 gate dielectric, and this was followed by deposition of a 100 nm thick poly-crystalline Si 
(poly-Si) layer, and a 100 nm SiO2 hardmask layer.  The SiO2 hardmask would prevent the 
subsequent C+ implantation from getting into the poly-Si gate.  Optical lithography, linewidth 
trimming, and dry etching were employed for defining the gate electrode.  After gate 
electrode formation, experimental splits were introduced. 
For nFETs with conventional Si:C stressors, As+ implantation at a dose of 2 × 1014 
cm-2 and an energy of 10 keV through a 10 nm sacrificial SiO2 layer was used for forming 
SDE regions after gate electrode formation.  The sacrificial SiO2 layer was removed, and 
silicon nitride spacers were formed.  A new 10-nm sacrificial SiO2 layer was deposited before 
Ge+ PAI (5 × 1014 cm-2 and 50 keV) and C+ implantation into the S/D regions [Fig. 2.14(a)].  
The carbon implantation conditions are such that multiple-energies were used, as indicated in 
Table 2.1 were used to achieve an uniform C profile with 1.5 at. % peak Ctotal.  P (2 × 1015 cm-
2 at 6 keV and 5 × 1014 cm-2 at 15 keV) was used to form the deep S/D region to achieve low 
S/D series resistance REXT.  A 30 nm thick SiO2 layer was deposited prior to SPE anneal to 
minimize possible C out-diffusion.  Based on the process development results discussed in 
Section 2.2, S/D activation with a two-step SPE anneal (800 °C 40 s, followed by 650 °C 120 
s) was performed to form the Si:C stressors with reduced junction leakage.   
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(a) Conventional Si:C Stressor
(b) Channel Proximate (CP) Si:C Stressor
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Si:C region with 
little phosphorus 
Fig. 2.14  Key process steps in the fabrication of nFETs with (a) conventional Si:C stressors and with 
(b) CP Si:C S/D stressors.  Si:C is formed by C+ implantation and a two-step anneal for SPE.  There is 
a region in the CP Si:C stressor where phosphorus concentration is low or absent, giving a higher Csub 
for enhanced strain effects.   
 
Fig. 2.15  (a) A cross-sectional transmission electron microscopy (TEM) image of the nFET with CP 
Si:C stressors, and (b) a zoomed-in view of the NiSi:C/Si:C region (rectangle in dashed lines) is shown 
on the right. 
For nFETs with CP Si:C stressors, a 10 nm sacrificial SiO2 layer was deposited after 
gate electrode formation [Fig. 2.14(b)], and C+ was introduced after Ge+ PAI at multiple 
implantation energies and doses (Table 2.1) to achieve a uniform Ctotal of 1.5 at. % in the top 
~55 nm of the S/D regions.  This was followed by SDE implantation (As+ ion 
implantationdose of 2 × 1014 cm-2 at energy of 10 keV) and a two-step SPE anneal (800 °C 40 
s, followed by 650 °C 120 s) for Si:C formation.  After sacrificial SiO2 layer removal, spacers 
and deep S/D (P+ ion implantation dose of 2 × 1015 cm-2 at 6 keV and 5 × 1014 cm-2 at 15 keV) 
were then formed.  It should be noted that Ge+ PAI was carried out for all of the nFET wafers,  
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Fig. 2.16  High Resolution X-Ray Diffraction (HRXRD) spectra showing that there is minimal loss of 
substitutional carbon or Csub after experiencing thermal budget of spacer formation (720 oC 2 hr.) and 
S/D activation anneal (800 oC 40 s and 650 oC 120 s).  The small peak at 34.6 ° is a tool-related artifact.      
and the S/D amorphization depth for all wafers was kept the same. Unstrained nFETs were 
also fabricated using the same process flow, except that the carbon implantation step was 
skipped. 
  All splits underwent the same nickel silicidation process on Si:C to complete device 
fabrication.  The SiO2 hardmask on the gate was removed prior to silicidation so that NiSi 
was formed on the poly-Si gate.   Fig. 2.15 shows the TEM image of an nFET with CP Si:C 
S/D.  The spacer dimension is ~25 nm for all devices.  Good crystalline quality is observed in 
Si:C, which is important for its application as stressors.  Electrical characterization was done 
by direct probing of NiSi regions. 
2.3.3 Impact of Process Thermal Budget on Si:C  
To integrate CP Si:C stressors in nFETs, the crystalline Si:C would be formed 
immediately after gate electrode formation, but before spacer formation and deep S/D 
implantation and anneal.  To investigate the effect of additional thermal budget on the Si:C, a 
study of the thermal stability of undoped Si:C film with Ctotal = 1.5 % and Csub = 1.45% was 
performed.  It should be noted that in the CP Si:C stressors, the Si:C region underneath the 
SDE region has little or no P dopants.  Following a 2 hour 720 ºC anneal (similar to the actual 
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temperature and duration experienced during SiN deposition for the devices used in this 
work), and a 800 ºC 40 s and 650 ºC 120 s anneal, Csub is maintained [Fig. 2.16].  This 
indicates feasibility of integrating CP Si:C S/D with Csub of 1.45 at. % in nFETs.   
Reciprocal space maps of the annealed sample around the vicinity of the (004) and 
(224) Bragg peaks were also recorded to investigate the degree of strain relaxation after 
recrystallization after the various thermal processes after gate electrode formation [Fig. 2.17 
(a) and (b)].  The (004) reciprocal space map reveals a perfect alignment of the Si:C and Si 
intensity peaks, indicating that lattice alignment along the heterojunction is maintained.  In 
addition, strain relaxation was not detected in the Si:C film as evident from the closely 
matched Si:C and Si Bragg peaks in the (224) reciprocal space map, confirming that Si:C is 
formed pseudomorphically on Si.  The results indicate that a relatively high Csub can be 
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Fig. 2.17  Reciprocal space maps in the vicinity of the (a) (004) and (b) (224) Bragg peaks showing the 




2.3.4 Device Characterization and Analysis 
2.3.4.1 Electrical Characterization of nFETs with CP Si:C S/D, Si:C S/D and Si S/D 
All devices discussed in this section have the [110] channel orientation.  Fig. 2.18 
compares the n+/p junction leakage current density for unstrained nFETs (with Si S/D), nFETs 
with conventional Si:C S/D, and nFETs with CP Si:C S/D.  Leakage measurements were 
taken at 1 V in reverse bias at room temperature (25 ºC).  Unstrained nFETs exhibit slightly 
lower junction leakage compared to nFETs with conventional Si:C S/D.  It has been reported 
that the presence of C interstitials (Cint) or Cint-complexes degrades carrier generation lifetime 
[96].  The presence of Cint in the depletion region of the drain-body junction is expected to 
increase junction leakage.  Interestingly, nFETs with CP Si:C S/D has a lower junction 
leakage compared with nFETs with conventional Si:C S/D.  This is probably due to the larger 
thermal budget experience by the CP Si:C compared to the conventional Si:C S/D.  Leakage 
in carbon-rich silicon junctions can be suppressed with annealing at a higher thermal budget, 
as shown in Section 2.2.5.  Nevertheless, junction leakage for all devices are within the same 































Fig. 2.18  N+/p junction leakage current density comparison for nFETs with Si S/D, conventional Si:C 
S/D, and CP Si:C S/D.  The nFETs with CP Si:C and nFETs with Si S/D have comparable junction 
leakages.  27 samples were measured for each device split.  The mean value is indicated by a black 
diamond.  The 25th, 50th and 75th percentiles are indicated by the box while the whiskers mark the 10th 
and 90th percentiles.    
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Fig. 2.19  Data points for CP Si:C S/D, Si:C S/D and Si S/D are represented by triangle, circle and 
square symbols, respectively.  More than 29 nFETs with LG ranging from 80 to 230 nm were 
characterized for each device split.  CP SiC S/D has ~19% and ~8% enhancement in IDsat over the 
unstrained control and nFET with conventional Si:C S/D, respectively at a fixed Drain Induced Barrier 
Lowering (DIBL) of 150 mV/V.   
Next, the dependence of IDsat enhancement on Drain Induced Barrier Lowering 
(DIBL) is compared [Fig. 2.19].  As DIBL is an indicator of ability to control short channel 
effects (SCE), comparing the IDsat enhancement at the same value of DIBL indicates 
enhancement between devices with the same control of SCEs.  At a fixed DIBL of 150 mV/V, 
IDsat enhancement of ~10% was obtained for nFETs with conventional Si:C S/D over nFETs 
with Si S/D [Fig. 2.19].  This is attributed to the lateral tensile strain induced in the Si channel 
by the Si:C S/D stressors and the resulting mobility enhancement.  With CP Si:C S/D, nFETs 
demonstrate a further IDsat enhancement of ~8% over nFETs with Si:C S/D nFETs, due to 
higher strain effects.  CP Si:C gives a higher channel strain than the Si:C stressor not merely 
by virtue of its closeness to the channel.  A portion of the CP Si:C under the SDE has 
negligible P concentration and a higher Csub than in P-containing Si:C regions.  It is likely that 
both the higher Csub under the SDE and close proximity of stressors to the channel contribute 
to the enhanced strain effect.      
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Fig. 2.20  (a) Similar DIBL and subthreshold swing are observed for the IDS-VGS characteristics of 
nFET with CP Si:C S/D, nFET with Si:C S/D and control nFET with Si S/D.  (b) NFET with CP Si:C 
S/D has a higher IDsat compared with nFET with Si:C S/D and an unstrained nFET.  (c) REXT is higher 
when C is introduced in the S/D.         
The IDS-VGS plot of nFETs with CP Si:C S/D, Si:C S/D and Si S/D with the LG of 100 
nm are examined in Fig. 2.20.  The devices have comparable DIBL and subthreshold swing S 
[Fig. 2.20(a)], indicating similar control of SCE.  At a gate overdrive VG – Vt,sat of 1 V, nFET 
with CP Si:C S/D demonstrates substantial IDsat improvement over nFET with Si:C S/D and Si 
S/D [Fig. 2.20(b)].  This IDsat enhancement is observed even in the presence of an increase in 
the parasitic series resistance in the source/drain REXT, which is extracted from a plot of the 
total resistance RTotal between the S/D in the linear region at large VG – Vt,lin.  Fig. 2.20(c) 
summarizes the extracted REXT of nFETs with Si S/D, Si:C S/D and CP Si:C S/D.  Generally, 
REXT is higher for Si:C S/D and CP Si:C S/D than for the Si S/D, due to reduced dopant 
activation in the presence of C, as discussed in Section 2.2.3.  The extracted REXT for CP Si:C 
S/D, where C is present in the As-doped SDE, is found to be slightly higher than that of 
conventional Si:C S/D, where carbon is absent in the SDE.  This is probably due to reduced 



























































































Fig. 2.21  (a) Experimentally measured extrinsic linear transconductance Gm,ext versus VG – Vt,lin for 
nFETs with Si S/D, Si:C S/D and CP Si:C S/D at VDS of 0.05 V.  (b) Peak intrinsic linear 
transconductance Gm,int is extracted from the experimentally measured Gm,ext to decouple the effects of 
series resistance.   
For further analysis, the measured extrinsic linear transconductance Gm,ext are 
compared [Fig. 2.21(a)].  Peak Gm,ext for nFET with CP Si:C S/D is ~15% higher than that of 
nFET with Si:C S/D, which is in turn ~20 % higher than that of the unstrained nFET.  To 
decouple the effect of higher REXT in the strained devices, the intrinsic linear transconductance 
Gm,int is extracted using [99]:  






,                                 (2.2) 







,                                                  (2.3) 
where GD is the measured drain conductance, RS and RD are the source resistance and drain 
resistance, respectively.  Gm,int is free from series resistance effects and is directly related to 
the carrier mobility. Fig. 2.21(b) shows that Gm,int for nFET with Si:C S/D is ~26 % higher 
than that of the unstrained nFET;  and the CP Si:C S/D increases Gm,int by a further ~17.5 %.  
Strain-induced mobility enhancement can lead to higher IDsat enhancement if the increase in 
S/D series resistance due to Si:C can be suppressed.  Through advanced annealing techniques, 
the issue of S/D resistance for Si:C S/D can potentially be minimized for further IDsat 
enhancement [25],[29],[79],[83].  
38 
2.3.4.2 Impact of Channel Orientation Design 
Integration schemes involving different substrate and channel orientations have been 
proposed to improve IDsat in nFETs [100].  For instance, hybrid Si substrates with different 
crystal orientations through wafer bonding and selective epitaxy can be used to improve 
CMOS performance at the cost of increased process complexity.   In this section, further 
enhancement of the performance in strained nFETs with Si:C S/D and CP Si:C S/D stressors 
with different channel orientation will be investigated.  Devices were fabricated on (001) 
substrate with other process parameters kept constant and only the channel orientation varied.  
Extensive characterization was performed to evaluate the impact of channel orientation design 
on the device performance.   
The IDsat data for nFETs with four different  channel  orientations,  including  [110]  (θ  =  
0o)  and  [010]  (θ  =  45o) are showed in Fig. 2.22.  IDsat is extracted from IDsat-DIBL plot (e.g. 
Fig. 2.19) at a fixed DIBL of 150 mV/V and a VDS of 1.2 V.  The IDsat is defined at a fixed gate 
overdrive of 1 V.  The nFETs with [110]-oriented channel and CP Si:C S/D demonstrate a 
~19% higher IDsat over unstrained nFETs with the same channel orientation.  A ~32 % 
improvement in IDsat is observed for nFETs with [010]-oriented channel and CP Si:C S/D over 
[010]-oriented nFETs with Si S/D (unstrained).  The IDsat enhancement due to uniaxial tensile 
strain introduced by the Si:C S/D stressors is the largest for the [010] channel orientation  (θ  =  
45o).  This is consistent with the directional dependence of the piezoresistance coefficient 
[101].  A larger piezoresistance coefficient observed in [010] channel orientation is expected 
to result in a larger reduction of channel resistance for a given applied stress.  Fig. 2.23 
compares the IDsat-IOff curves of nFETs with CP Si:C S/D and [110] and [010]-oriented 
channel directions.  CP Si:C S/D stressors with [010] channel gives a ~9% higher IDsat than 
[110]-oriented CP Si:C S/D nFETs.  The higher improvement for strained nFETs with [010] 
channel orientation compared with strained nFETs with [110] channel orientation with the 
same stressors indicates that the combination of CP Si:C S/D stressors and the [010] channel 
orientation would be a good option for performance optimization. 
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Fig. 2.22  IDsat (left axis) of nFETs with Si S/D, conventional Si:C S/D, and CP Si:C S/D, as a function 
of the channel orientation .   of 0° and 45° correspond to [110] and [010] directions, respectively.   
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IDsat (A/m) at VG = 1.3 V
~9 %
 
Fig. 2.23  IDsat-IOff curves of nFETs with CP Si:C S/D having [110]- and [010]-oriented channel 
directions.  CP Si:C S/D stressors with [010]-oriented channel give ~9% higher IDsat than [110]-oriented 
CP Si:C S/D nFETs.  Best-fit lines to the data are plotted in solid lines. 
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2.4 Summary 
In summary, process development was carried out to form Si:C S/D using C+ 
implantation and SPE regrowth with the aim of maximizing C incorporation while 
maintaining sufficient dopant activation.  To achieve that, interference of dopants with C 
substitutionality at various annealing conditions was investigated.  Due to the metastable 
nature of Si:C film, prolonged and/or high temperature annealing during and after Si:C 
formation is shown to result in extensive loss of Csub.  The loss of Csub is exacerbated with the 
introduction of n-type dopants.  This places a limit on the annealing temperature.  High 
annealing temperature is often required to improve dopant activation for lowering REXT of a 
transistor.  In addition, the introduction of C is also found to reduce n-type dopants activation.  
While introduction of C tends to lead to reduced n-type dopants activation, our results show 
that P offers better conductivity for Si:C films than As.  As has often been used as S/D dopant 
due to its slower diffusivity when compared to P.  The retardation of P diffusion in the 
presence of C, as discussed in this chapter, and the improved conductivity offer by P suggest 
the possibility of adopting P as the primary dopant in Si:C S/D stressors to reduce the S/D 
REXT.   
Next, the annealing condition developed was used in the experimental realization of 
nFETs with Si:C stressors.  In addition, based on the understanding of dopant interaction with 
C substitutionality, a novel integration scheme for realizing strained nFETs with enhanced 
strain effects was successfully demonstrated.  This was achieved by deploying the Si:C 
stressors in close proximity to the channel.  Channel-Proximate (CP) Si:C S/D stressors give 
an additional ~8 % IDsat enhancement than conventional Si:C S/D stressors formed after the 
spacers.  Comparable junction leakage, subthreshold swing, and DIBL were obtained.  
Devices with various channel orientations were fabricated, and integration of CP Si:C 
stressors in [010]-oriented devices show the largest IDsat enhancement, making it a viable 




Contact Engineering for Strained n-FinFETs 
with Silicon:Carbon Source/Drain Stressors 
featuring Sulfur Implantation and Segregation  
 
3.1 Introduction 
As shown in the preceding chapters of this thesis, incorporation of lattice-mismatched 
silicon-carbon (Si:C) in the source/drain (S/D) regions of a transistor induces lateral tensile 
strain in the silicon (Si) channel.  This is due to the lattice interactions at the vertical Si:C/Si 
heterojunction [17].  Hence, Si:C S/D stressors offer a promising option for enhancing the 
electron mobility and drive current in Si n-channel field effect transistors (nFETs) [17]-[42].  
Si:C S/D stressors have been integrated in n-channel multiple-gate transistors or FinFETs 
[33]-[38].  As highlighted in Chapter 1, high parasitic series resistance or external resistance 
REXT [53]-[54] may be encountered as FinFET device dimensions, including the fin width 
WFin, scale in sub-22 nm technology generations.  The increase in REXT with decreasing WFin 
may be a bottleneck for achieving high drive-current performance in aggressively scaled 
FinFETs.  Hence, FinFET S/D and contact design optimization is important for achieving 
good device performance [102]-[104].  Contact resistance (RC) at the silicide/heavily-doped 
S/D interface is a significant contributor to REXT [43].  Thus, it is imperative to explore 
solutions to minimize RC of silicide contacts on Si:C S/D of FinFETs.   
RC is an exponential function of the Schottky barrier height (SBH) at the 
silicide/heavily-doped S/D interface.  One potential approach to reduce the effective electron 
SBH  (ΦB
n) of metal silicide contacts on Si:C S/D stressors is through materials engineering.  
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Novel metal or nickel-alloy silicides such as erbium silicide [77], nickel aluminide-silicide 
[105], nickel-dysprosium silicide [75]-[76], platinum-aluminum silicide [74], silicides formed 
from various nickel-rare-earth alloys [72] have been demonstrated.  Another promising 
approach is to preferentially introduce impurities with trap levels located near the band-edges 
of the semiconductor at the silicide/semiconductor interface.  In this approach, the impurities 
are implanted into the S/D regions prior to metal deposition and are segregated at the 
silicide/semiconductor interface during silicide formation.  Recently, sulfur (S) segregated 
NiSi  or  PtSi  contacts  have  shown  promising  results   for  ΦB
n reduction on Si [106]-[108].  S 
segregation [109] at the interface between platinum-based silicide and Si:C has also been 
explored for SBH tuning.  While the aforementioned works have been successfully integrated 
on Si:C contacts [77],[105] and/or in n-FinFETs with Si:C S/D stressors [72],[74]-[76],[109], 
an extensive exploration of solutions to reduce RC for Si:C S/D [110]-[111] using nickel 
monosilicide (NiSi) or nickel-platinum silicide [112], which are the current salicide materials 
used in integrated circuit manufacturing will be of immense interest.     
This chapter investigates nickel based silicide contacts with S implantation and 
segregation and their integration in strained n-FinFETs with Si:C S/D stressors.  The physical 
mechanism  for  the  effective  reduction  of  ΦB
n due to S ion (S+) implantation and segregation 
will also be investigated.  Material properties of NiSi:C formed from S+ implanted Si:C are 
examined in Section 3.2.  Section 3.3 explains the physical mechanism for the reduction in 
effective   ΦB
n due to pre-silicided S+ implantation and post silicide S+ segregation.  The 
presence of S near the NiSi:C/Si:C interface and its behavior as charged donor-like trap states 
is used to explain the enhancement of electron tunneling across the contact and the reduction 
of  ΦB
n.  The key process steps used in the fabrication of the n-FinFETs and test structures 
used in this chapter are detailed in Section 3.4.  The influence of S-segregated NiSi:C contacts 
on saturation current (IDsat), SCEs, and REXT in FinFETs with Si:C S/D is explored in detail in 
Section 3.5.  Section 3.6 summarizes the key results achieved in this technology 
demonstration. 
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3.2 Material Characterization and Schottky-Barrier Analysis of S-Segregated 
NiSi:C Films 
This section focuses on the impact of S segregation on the formation and 
characteristics of NiSi:C.  Key characteristics of S-segregated NiSi:C   contacts   such   as  ΦBn 
and phase analysis were investigated and discussed in detail.  The results established in this 
section will form the baseline silicidation process for the integration of S-segregated NiSi:C 
contacts in FinFETs.    
 
3.2.1 Fabrication of Substrate and Test Structures  
To examine the Schottky diode leakage current, two-terminal Schottky n-type Si:C 
contact devices (NiSi:C formed on n-Si:C) were fabricated separately.  Fabrication of the 
contact test structures began with growth of a ~60 nm thick Si:C film with a Csub of ~1 % on 
lightly n-doped (001) Si wafers.  A 200 nm thick PECVD SiO2 was deposited on the Si:C 
film.  This was followed by photolithography and dry etching to form square-shaped openings 
(Si:C active regions) in SiO2.  Next, S+ implantation at a dose of 1 × 1014 cm-2 and an energy 
of 4.5 keV was introduced into the Si:C active regions.  The control test structures did not 
receive any S+ implantation.  Prior to nickel (Ni) deposition, all samples underwent a standard 
cleaning step consisting of a 60 s hydrofluoric acid solution HF:H2O [1:100] dip for native 
oxide removal.  After native oxide removal, the samples were then immediately loaded into a 
sputter system with a base pressure of 1 × 10-7 torr for the deposition of a ~10 nm thick Ni.  
The deposited metal film was annealed at 450 oC for 30 s in nitrogen ambient to form the 
NiSi:C S/D contacts.  The NiSi:C formation process results in the segregation of the S at the 
NiSi:C/(n+-Si:C) interface.  Unreacted Ni was removed with a sulfuric acid-peroxide solution 
H2SO4:H2O2 [4:1] at a temperature of 120 oC for 120 s.  Aluminum with a thickness of ~200 
nm was deposited on the backside of the wafers as the second contact terminal for the 
Schottky junctions.  Electrical characterization in this work was performed by direct probing 
of the metal silicide contacts.   
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3.2.2 Thermal Stability of NiSi:C films with Pre-Silicided S+ Implantation 
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Fig. 3.1  Plot of sheet resistance RS as a function of silicidation temperature for NiSi:C films with and 
without S+ implantation.     
The sheet resistance RS of NiSi:C as a function of the silicidation temperature with 
and without S+ implantation are compared in Fig. 3.1.  RS was determined using four-point 
probe measurement [89].  RS values for NiSi:C films formed from Si:C with and without S+ 
implantation were found to be almost independent of formation temperature in the 350 oC to 
850 oC range.  It is known that nickel monosilicide (NiSi) tends to nucleate to form nickel 
disilicide (NiSi2) and agglomerate to reduce the surface, grain-boundary and interface energy 
when high temperature (for example, above 650 oC) is used for silicide formation.  
Agglomeration is also likely to occur at a lower temperature for thin Ni films and is highly 
dependent on the ratio of the silicide grain size to the as-deposited film thickness [113]-[114].  
Formation of NiSi2 and agglomeration result in a silicide film with high RS.  The thermal 
stabilization of the NiSi:C films can be attributed to the modification of the grain-boundary 
and interfacial energies due to the presence of C at the NiSi:C grain boundaries and 
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NiSi:C/Si:C interface [115].  The change in the grain-boundary and interfacial energies 
influences the kinetics of NiSi:C silicidation, and suppresses the driving force for NiSi2 
formation and agglomeration.  The enhanced thermal stability of the NiSi:C films observed in 
this work is consistent with the observations in [115].  Comparable RS between NiSi:C films 
formed with and without S+ implantation in the temperature range of 350 oC to 850 oC is 
observed.  This indicates that addition of S does not affect the thermal stability of the NiSi:C 
formed in the temperature range of 350 oC to 850 oC and has negligible impact on the 
electrical properties of the NiSi:C formed.  This is in agreement with Ref. [108] where S 
incorporation is found to have no impact on the resistivity of NiSi and nickel platinum silicide 
(NixPt1-xSi).    
 
3.2.3 Phase Analysis of NiSi:C films with Pre-Silicided S+ Implantation 
To examine the material properties of NiSi:C formed from S+ implanted Si:C more 
closely, NiSi:C films (with and without S+ implantation) formed at 450 oC were selected for 
further analysis.  The X-Ray Diffraction (XRD) phase analysis of the blanket NiSi:C films 
with and without S+ implantation with  a  2θ  interval  from  22.5o to 57.5o is shown in Fig. 3.2.  
The presence of several peaks in the spectrum indicates that the films formed at 450 oC are 
polycrystalline.  All XRD peaks correspond only to the single mono-silicide phase.  This 
suggests that the silicidation kinetics and bulk properties of NiSi:C are not affected by the 
presence of S in either Si:C or NiSi:C.  Similar observation where incorporation of S has no 
impact on the microstructure of other metal silicides (for e.g. NiPt) formed on Si was reported 
in Ref. [116].  Identical peak locations observed for NiSi:C films with and without S+ 
implantation indicates the absence of the quaternary phase of NiSi:C(S).   
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Fig. 3.2  XRD analysis of NiSi:C films with and without S+ implantation, formed using a 450 oC 30 s 
silicidation process.  The crystal orientation peak locations of the nickel silicide films in both samples 
are very similar, suggesting that the silicidation kinetics of NiSi:C are not affected by the S 
incorporation. 

































Fig. 3.3  SIMS profile for NiSi:C/Si:C contact showing S distribution (solid symbols) in NiSi:C and a 
S segregation peak with a concentration of ~5.8 × 1019 cm-3 at the NiSi:C/Si:C interface.  Ni 
silicidation was carried out at 450 oC for 30 s.  As-implanted S profile (open symbols) is also included 
in the plot.  The two profiles are plotted such that the Si:C/ Si interfaces in the two samples are aligned. 
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3.2.4 SIMS Analysis of NiSi:C films with Pre-Silicided S+ Implantation 
Time-of-flight secondary-ion-mass spectrometry (TOF-SIMS) operating in the 
positive scan mode with cesium ions at 1 keV was used to examine the depth profile of S after 
silicidation at 450 oC for 30 s to probe the distribution of S within the NiSi:C film.  The 
location of the NiSi:C/Si:C interface is defined at the depth where the Ni intensity is reduced 
by half.  The SIMS analysis reveals a pronounced S peak at the NiSi:C/Si:C interface [Fig. 
3.3].  Considering that the bulk of the S implanted region has been consumed by NiSi:C, 
accumulation of the S atoms at the NiSi:C/Si:C interface indicates that S segregated at the 
NiSi:C/Si:C interface.  A small secondary S peak is observed within the NiSi:C and lies just 
below the peak S ion implantation range.  The accumulation of S atoms at this location could 
be due to the presence of unrepaired implantation damage and/or end-of-range defects at this 
region which may have hindered the diffusion of S towards the NiSi:C/Si:C interface during 
silicidation.   
 
3.2.5 Impact of Sulfur Segregation on Electron Schottky Barrier Height 
To  investigate  the  impact  of  S  incorporation  on  effective  ΦB
n of the NiSi:C formed, 
current-voltage (I-V) characteristics of NiSi:C/Si:C contact devices with and without S+ 
implantation were measured at room temperature [Fig. 3.4].  The I-V characteristics of a 
















B ,                             (3.1) 
where A is the diode area, A* is the Richardson constant for thermionic emission, T is the 
temperature, q is the electronic charge, kB is   the  Boltzmann’s  constant,  n is the non-ideality 
factor.  From equation (3.1), it can be clearly seen that a reduction in the ΦBn will lead to an 
increase in the reverse current.  With the presence of S at the NiSi:C/Si:C interface, a 104-fold 
increase in current in the reverse bias is observed, indicating a reduction in the effective  ΦBn  
48 










 Without S+ Implant













nB = 110 meV
NiSi:C contact 
on nSi:C





Fig. 3.4  Experimental current-voltage (I-V) characteristics for NiSi:C/n-Si:C contacts with and without 
S+ implantation.  Incorporation of S yields a near-ohmic I-V characteristics for the NiSi:C/Si:C contact, 
indicating significant  ΦBn reduction.   
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Fig. 3.5  An  Arrhenius  plot  for  the  extraction  of  ΦBn of NiSi:C contacts with S+ implantation dose of 1 
× 1014 cm-2 under different forward biases ranging from 40 mV to 100 mV.  Fitting was performed on 
the data points in the low temperature range (160 K to 220 K) to  generate  the  “best  fit”  trend  lines  for  
the  extraction  of  ΦB
n. 
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of NiSi:C.  A  low  effective  ΦBn at the NiSi:C/Si:C interface is responsible for the achievement 
of a near ohmic contact, and a high reverse current.    
To accurately extract  the  low  effective  ΦBn of S-segregated NiSi:C contact, activation 
energy measurement [89] was performed by varying the measurement temperature from 160 
K to 220 K.  When V >> kBT/q, equation (3.1) can be written as: 














2 ,        (3.2)   
where If is the forward current and Vf is the applied voltage.  Over a limited temperature 
range, the values of A* and ΦBn are temperature independent [57].  Hence, for a given forward 
bias, the gradient of the ln(If/T2) versus 1/T curve  gives  ΦBn.  An Arrhenius plot [Fig. 3.5] with 
forward voltages (Vf) ranging from 40 mV to 100 mV regime is used and curve-fitting in the 
low temperature regime was performed to extract the effective ΦBn.  The extracted effective 
ΦB
n for NiSi:C contact device with S+ implantation is ~ 110 meV, representing a ~ 510 meV 
reduction in effective ΦBn from the control contact device without S+ implantation.   
 
3.3 Mechanisms for SBH Modulation in S-Segregated NiSi:C Films 
In this section, the mechanism that has resulted in the significant reduction of the 
effective ΦBn for S-segregated NiSi:C/Si:C will be discussed.  In the preceding section, XRD 
analysis reveals that the introduction of S has negligible impact on the bulk property and 
microstructure of the NiSi:C film [Fig. 3.2].  In addition, segregation of S atoms at the 
NiSi:C/Si:C interface is also detected from SIMS analysis [Fig. 3.3].  Based on these 
observations, it is believed that the presence of S at the NiSi:C/Si:C has a role to play in the 
reduction  of  the  effective  ΦB
n.  It has been reported that S introduces a donor-type trap level at 
~270 meV below the conduction band for S-implanted Si sample [117]-[118].  A donor-type 
trap level is positively charged when empty and is neutral when it is filled.  The difference in 
workfunction between NiSi:C and Si:C is likely to result in ionization of the S trap states at 
the NiSi:C/Si:C interface.  This causes the donor-like S traps on the Si:C side of the 
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NiSi:C/Si:C interface to be empty and positively charged.  The positively charged donor-like 
S traps induce an equal magnitude but opposite charge on the NiSi:C side of the interface, 
generating an electric field across the NiSi:C/Si:C interface.   
Previous reports have postulated that the presence of S at the metal 
silicide/semiconductor interface will induce an interfacial dipole layer, which enhances the 
electric field at the metal silicide/semiconductor interface [106]-[107],[109].  The resultant 
electric field is expected to lower the  ΦBn by   image   force   lowering.     The   reduction   in  ΦBn 
(ΔΦ)  due to image force lowering is a function of the maximum electric field ( ) across the 




 ,                 (3.3) 
where εSi:C is the dielectric constant of Si:C.  As the carbon concentration in Si:C is small, the 
dielectric constant for Si is used.   
Using the peak S concentration (~5.8 × 1019 cm-3) from TOF-SIMS [Fig. 3.7], an 
assumption of complete ionization of the donor-like states only gives a maximum   ΦBn 
reduction due to image force lowering to be ~ 200 meV.  This is smaller than the 
experimentally   observed   ΦB
n reduction of ~510 meV.  Clearly, the image force lowering 
effect appears to be insufficient to explain  the  ΦBn reduction in  the  measured  effective  ΦBn of 
S-segregated NiSi:C contacts.  This suggests that additional effects may be involved.   
Further band bending of the conduction band is believed to likely occur in the 
presence of an electric field across the NiSi:C/Si:C interface, thus reducing the barrier 
depletion width.  The reduction in the barrier depletion width is expected to increase the 
electron tunneling probability, and reduce the effective ΦBn.  To verify that the presence of S 
trap  states  can  result  in  the  narrowing  of  the  barrier  depletion  width,  leading  to  effective  ΦB
n 
reduction, energy band diagrams across the metal silicide/semiconductor interface for samples 
with and without S+ implantation are simulated using Synopsys Technology Computer-Aided 
Design (TCAD) tools [120].   
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Fig. 3.6  Experimentally obtained profile of sulfur (circles) as a function of depth from the NiSi:C/Si:C 
interface, a modeled profile of sulfur (solid line) used in numerical simulation, and the ionized sulfur 
profile (dashed line) extracted from the numerical simulation.   
In the TCAD simulation study, Fermi-Dirac carrier statistics was used to accurately 
simulate potential distribution and the energy band diagrams at 300 K.  Other essential self-
consistent models such as incomplete-ionization of impurities and field-dependent barrier 
lowering were also enabled.  A non-uniform grid with a grid size as small as 0.1 nm was used 
across the metal silicide/semiconductor interface to obtain accurate results.  The workfunction 
of the metal silicide has been assigned a value of 4.67 eV [121].  The substrate has a uniform 
n-type doping of 1 × 1015 cm-3.  The S distribution within the substrate is modeled with a 
piecewise distribution profile that closely matches the S profile obtained from the SIMS 
analysis in the range from 0 nm to ~ 20 nm away from the NiSi:C/Si:C interface, as indicated 
in Fig. 3.6.  The S atoms have a trap energy level of 270 meV below the conduction band and 
are electrically charged when empty [117]-[118].   
Near complete ionization of the S traps in the first few nanometers away from the 
NiSi:C/Si:C interface is revealed by the TCAD simulation.  The presence of ionized (i.e. 
electrically charged) S traps near the NiSi:C/Si:C interface leads to a very sharp electric field  
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Fig. 3.7  Simulated energy band diagrams across the silicide/semiconductor junction with and without 
S+ implantation for substrate with a uniform n-type doping of 1 × 1015 cm-3.   
across the NiSi:C/Si:C interface.  This will result in a downward band bending of the Si:C 
conduction band (and the valence band).  The lowering of the conduction band and hence the 
donor trap level towards the Fermi level will result in a partial occupancy of the donor trap 
level with electrons.  This explains the lower percentage ionization of S trap concentration 
(i.e. a lower proportion of the S trap states are charged) as one moves away from the 
NiSi:C/Si:C interface.  The rapid drop in the percentage ionization of S trap concentration 
with increasing distance from the NiSi:C/Si:C interface indicates that the influence of S on the 
effective  ΦB
n reduction is mainly contributed by the S atoms in the first few nanometers of the 
NiSi:C/Si:C interface.  Fig. 3.7 illustrates the energy band diagrams for samples with and 
without S+ implantation.  It can be clearly observed that the presence of S donor-type traps 
results in a sharp downward band bending of the conduction and valence bands near the 
NiSi:C/Si:C interface, giving a reduced tunneling barrier width.  Narrowing of the tunneling 
barrier width increases the electron tunneling probability.  This is believed to contribute to the 
reduction  in  the  effective  ΦB
n observed in this work. 
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3.4 Fabrication of Si:C S/D n-FinFETs  
This section documents the key process steps used for the fabrication of strained n-
FinFETs with Si:C S/D stressors.  Eight-inch silicon-on-insulator (SOI) wafer with 70-nm-
thick silicon (Si) with (001) surface orientation and 140-nm-thick buried silicon dioxide 
(BOX) were used as starting substrates for the fabrication of tri-gate n-channel FinFETs.  The 
starting SOI wafer was first thinned down to ~60 nm using thermal oxidation followed by 
SiO2 removal using hydrofluoric acid (HF).  The SOI thickness determines the fin height Hfin.  
Threshold voltage adjust implantation comprising boron at 8 keV and 1 × 1013 cm-2 was 
performed and boron activation was carried out using a 1000 oC 30 s rapid thermal anneal.   
After the threshold voltage adjust implant, a 60-nm-thick SiO2 hardmask was formed 
using plasma-enhanced chemical vapor deposition.  Photoresist lines with linewidths down to 
120 nm were defined on the hardmask.  Resist trimming using N2-O2 plasma further reduced 
the minimum linewidth down to ~60 nm.  The photoresist lines were then transferred to the 
SiO2 hardmask with a reactive ion etch (RIE) process.  After photoresist removal, isotropic 
wet etch using dilute HF was utilized to trim the SiO2 hardmask linewidth to ~25 nm.  Si fins 
with fin width WFin of ~25 nm were then formed using HBr-Cl2-HeO2 plasma etching.   
Next, the SiO2 hardmask on the fins was removed before a ~2.8 nm thick SiO2 gate 
dielectric was thermally grown.  This was followed by deposition of a 100-nm-thick 
polycrystalline Si (poly-Si) using low-pressure chemical vapor deposition (LPCVD).  The 
poly-Si was implanted with phosphorus at an energy of 15 keV and a dose of 4 × 1015 cm-2 
through a 10-nm-thick sacrificial PECVD SiO2.  Considering the 3-D topography of the poly-
Si over the fin, the implantation was performed at a 45o angle to the normal of the wafers with 
eight rotations to ensure that the entire volume of the gate material is implanted.  Activation 
of the phosphorus dopants was performed at 950 oC for 30 s prior to gate patterning.  The 
sacrificial PECVD SiO2 was removed and a 70-nm-thick PECVD SiO2 (gate hardmask) was 
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Fig. 3.8  Schematic showing the key process steps for forming strained n-FinFETs with laterally 
encroached Si:C S/D stressors.  (a) After gate stack formation, the gate hardmask was not removed to 
prevent epitaxial Si:C formation on the gate.  (b) Next, an extended duration of the pre-epitaxial 
cleaning step was performed to result in SiO2 spacer liner pull-back.  (c) The SiO2 spacer liner pull-
back allows Si:C to be formed in close proximity to the channel for enhanced stress effects.       
similar to those used in the fin definition process.  An optimized overetching step was 
performed to remove any poly-Si stringers from the fin sidewalls.  The gate hardmask was not 
removed at this stage.       
After gate patterning, S/D extension implantation with arsenic at an energy of 15 keV 
and a dose of 6 × 1013 cm-2 was performed through a ~10-nm-thick PECVD SiO2 spacer liner.  
A silicon nitride (SiN) film with a thickness of ~40-nm was then deposited using LPCVD and 
SiN spacer was formed using dry etch.  The SiN gate spacer formation step involved a further 
in situ optimized overetch step to remove SiN stringers enveloping the fin sidewalls regions.  
This allows the Si:C S/D stressors to be formed around the whole fin for efficient stress 
coupling to the channel [36],[38].  Next, spacer liner oxide pull-back was performed using 
wet etching with HF prior to selective epitaxial growth of the Si:C S/D stressors.  This 
process is illustrated in Fig. 3.8.  Prior to epitaxial growth of the Si:C S/D stressors, native  
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Fig. 3.9  HRXRD spectra of an as-grown Si:C layer (circles), a Si:C layer that received a post-epitaxial 
phosphorus implantation and dopant activation anneal at 900 oC for 10 s (triangles) and a Si:C layer 
which received a post-epitaxial phosphorus implantation and dopant activation anneal at 950 oC for 10 
s (squares).  A reduction of the Csub of the Si:C film is observed after dopant implantation and anneal.  
To avoid significant loss of Csub, dopant activation at 900 oC was selected. 
oxide removal via a wet clean using diluted HF is typically performed.  The spacer liner oxide 
pull-back can be achieved by extending the duration of the HF cleaning step [Fig. 3.8(b)].  
The spacer liner oxide pull-back was performed to enable epitaxial growth underneath the 
gate nitride spacers in addition to the exposed S/D regions.  The laterally encroached Si:C 
stressors formed will allow enhanced strain effects in the strained n-FinFETs due to the closer 
proximity of the S/D stressors to the channel [38]. 
Next, raised Si:C S/D stressors with a subsitutional C concentration (Csub) of ~1 % 
and a thickness of ~60 nm were selectively grown by ultrahigh vacuum chemical vapor 
deposition at 600 oC using methylsilane (CH3SiH3) and disilane (Si2H6) as precursors.  A 
short in-situ prebake at 680 oC was carried out prior to the epitaxial growth of Si:C.  A cyclic 
etch-and-growth process was adopted.  The Csub of the Si:C layer was determined by High-
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Fig. 3.10  The key process steps for formation of S-segregated NiSi:C/Si:C S/D contacts are illustrated 
in (a)-(c).  The S+ implantation step was skipped for the control n-FinFETs.  (a) S+ implantation at a 
dose of 1×1014 cm-2 and an energy of 4.5 keV was performed after raised Si:C S/D stressor formation, 
dopant implantation, and activation.  (b) This was followed by deposition of ~ 10 nm of Ni.  (c) 
Silicidation was carried out at 450 oC for 30 s, followed by unreacted metal removal using a sulfuric 
acid-peroxide solution.  During silicidation, S atoms segregated at the NiSi:C/Si:C interface.   
hardmask was then removed by dilute HF and this was followed by deep S/D implant with 
phosphorus ions (P+) at an energy of 20 keV and a dose of 2 × 1015 cm-2.  Due to the thermal 
budget restrictions for Si:C wafers (as explained in Chapter 2), thermal process optimization 
was performed and the S/D annealing temperature was limited to 900 oC to prevent extensive 
loss of Csub [Fig. 3.9].  Dopant activation anneal was carried out at 900 oC for 10 s, and the 
value of Csub for Si:C layer is ~0.6 % after deep S/D implantation and anneal [Fig. 3.9].          
After dopant activation, all n-FinFETs (except control devices) received S+ 
implantation at an energy of 4.5 keV and a dose of 1 × 1014 cm-2 prior to silicidation [Fig. 
3.10(a)].  One important point to note is that both S+ implanted n-FinFETs and control 
devices in this work were fabricated on the same wafer and followed the same silicidation  
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Fig. 3.11  (a) Top-view SEM image of a strained n-FinFET with Si:C S/D stressors after NiSi:C 
contact formation.  The focused ion beam (FIB) cut plane for TEM sample preparation is indicated by 
the line A – A’.    (b)  Cross-sectional TEM image showing a strained n-FinFET with a gate length of ~ 
90 nm.  The NiSi:C film thickness is estimated to be ~ 18 nm.    
process flow as described as Section 3.2.1.  A ~10 nm thick Ni was deposited [Fig. 3.10(b)] 
and this was followed by annealing at 450 oC for 30 s in nitrogen ambient to form the NiSi:C 
S/D contacts [Fig. 3.10(c)].  The NiSi:C formation process results in the segregation of the S 
at the NiSi:C/(n+-Si:C) interface.  Unreacted Ni was removed with a sulfuric acid-peroxide 
solution H2SO4:H2O2 [4:1] at a temperature of 120 oC for 120 s.   
Fig. 3.11(a) shows the top-view scanning electron microscopy (SEM) image of a 
completed Si:C S/D nFinFET which underwent S+ implantation and Ni silicidation.  The 
cross-sectional transmission electron microscopy (TEM) image of a typical device structure 
with focused ion beam (FIB) cut along the line A-A’,  as  illustrated  in  the  SEM  image  of  Fig.  
3.11(a), is shown in Fig. 3.11(b).  The NiSi:C thickness is ~ 18 nm.  Lateral encroachment of 






3.5 Device Characterization and Analysis 
S-segregated NiSi:C contacts were integrated into n-FinFETs with Si:C S/D stressors.  
The transfer characteristics of a pair of n-FinFETs with and without S+ implantation are 
illustrated in Fig. 3.12(a).  The IDS is normalized by the device width which is given by 2HFin 
+ WFin.  The devices have a gate length (LG) of ~100 nm and a WFin value of ~35 nm.  
Comparable subthreshold swing (SS) and drain-induced barrier lowering (DIBL) are observed 
for the pair of devices, indicating similar effective channel lengths and control of SCEs.  IDS 
enhancement is observed in both linear and saturation regions.  The IDS-VDS family of curves 
for the same pair of n-FinFETs with and without S+ implantation, measured at gate overdrives 
(VGS – Vt,sat) of 0 to 1.2 V in steps of 0.2 V is shown in Fig. 3.12(b).  The n-FinFET with S-
segregated NiSi:C contacts exhibits substantial IDsat enhancement over the control n-FinFET 
without S+ implantation.    
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Fig. 3.12  (a) IDS-VGS characteristics of a pair of strained n-FinFETs with and without S+ implantation 
show comparable drain induced barrier loweing and subthreshold swing.  Sulfur incorporation does not 
negatively impact short-channel effects in n-FinFETs with Si:C S/D stressors.  (b) IDS-VDS 
characteristics of the same pair of strained n-FinFETs showing substantial drive current enhancement 
for n-FinFETs with S+ implantation over control n-FinFETs without S+ implantation. 
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Next, we compare the off-state current (IOff) versus IDsat characteristics [Fig. 3.13] and 
IOff versus linear drain current (IDlin) characteristics [Fig. 3.14] for n-FinFETs with and 
without S+ implantation to evaluate the impact of S-segregated NiSi:C contacts on the drain 
current in a statistical manner.  Approximately 140 devices with WFin ranging from 25 to 60 
nm were measured for each data set (with and without S+ implantation).  Significant IDsat and 
IDlin enhancement can be observed for n-FinFETs with S-segregated NiSi:C contacts over 
control n-FinFETs at any given IOff.  The performance enhancement is further confirmed by 
the IDsat versus DIBL plot in Fig. 3.15, which also shows clear enhancement for Si:C S/D n-
FinFETs with S implantation over control Si:C S/D n-FinFETs without S implantation.  The 
IDsat of each device in Fig. 3.15 is extracted at a fixed VGS – Vt,sat of 1.0 V.  Since DIBL is 
indicative of the SCEs control and effective channel length, comparing IDsat enhancement at 
the same value of DIBL illustrates the enhancement between devices with similar control of 
SCEs. 


























IDsat (A/m) at VG = 1.2 V  
Fig. 3.13  IOff–IDsat plot for strained n-FinFETs with S+ implantation (triangles) and without S+ 
implantation (circles).  S+ implanted devices have improved IDsat for a given IOff.  Each data set (with 
and without S+ implantation) comprises devices with WFin ranging from 25 to 60 nm.  A large number 
of devices from multiple dies were included for comparison. 
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Fig. 3.14  IOff–IDlin plot for strained n-FinFETs with S+ implantation (triangles) and without S+ 
implantation (circles).  S+ implanted devices have improved IDlin for a given IOff.   
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Fig. 3.15  Plot of IDsat versus DIBL of n-FinFETs with and without S+ implantation.  IDsat values are 
extracted at a gate overdrive of 1.0 V.  Each data set (with and without S+ implantation) comprises 
devices with WFin ranging from 25 to 60 nm.         
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Fig. 3.16  IDsat enhancement as a function of LG at different WFin.  The effect of the contact resistance 
reduction technique is larger for devices with smaller WFin and LG.    
The dependency of IDsat enhancement of n-FinFETs with S-segregated NiSi:C 
contacts over control n-FinFETs on WFin and LG is examined next.  Fig. 3.16 shows the IDsat 
enhancement as a function of LG for two different WFin.  The IDsat enhancement is obtained by 
comparing the mean IDsat for each set of devices at a given WFin and LG.  The mean IDsat at each 
LG for both WFin is evaluated from a sample size ranging from 4 to 14 devices.  For a given 
WFin, the IDsat enhancement of n-FinFETs with S-segregated NiSi:C contacts over control n-
FinFETs increases with reducing LG.  Similarly, for a given LG, the IDsat enhancement of n-
FinFETs with S-segregated NiSi:C contacts over control n-FinFETs is higher for devices with 
narrower WFin.   
Both the REXT as well as the channel resistance RCH contribute to the RTotal between the 
source and drain of the transistor.  When LG is reduced, RCH is reduced due to scaling of the 
channel length.  The strain effect due to the Si:C S/D stressors also increases at smaller LG, 
resulting in a  higher  effective  electron  mobility  μ.    Both  effects  (reduced LG and higher strain 
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Fig. 3.17  Plot of total resistance as a function of LG for control devices at different WFin.  Devices with 
a narrower WFin tend to have a higher electron mobility and higher REXT. 
source and drain of the transistors as LG is reduced.  Devices with narrower WFin are also 
found to exhibit  higher  μ  than  devices  with  larger  WFin, as suggested by Fig. 3.17.  Fig. 3.17 
compares the RTotal versus LG plots for control devices with different WFin.      The   μ   of   the  
transistor is inversely proportional to the slope ( GTotal LR  ) of the RTotal versus LG plot and 




  ,      (3.4) 
where W is the channel width and Qinv is the inversion charge density.  Devices with narrower 
WFin have  higher  μ  as   shown  by   the  smaller   GTotal LR   slope for devices with narrower 
WFin [Fig. 3.17].  A plausible reason for devices with narrower WFin to exhibit higher  μ  could  
be due to higher strain effect from the Si:C S/D stressors with reducing WFin.  In addition, 
devices with narrower WFin also have higher REXT compared to devices with larger WFin.  
Higher IDsat enhancement observed for devices with narrower WFin and smaller LG can be  
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Fig. 3.18  Plot of total resistance RTotal between the source and drain as a function of LG for devices 
with and without S+ implantation.  The whiskers indicate the standard deviation of RTotal at each LG.  
Linear  line  fitting  was  performed  on  the  data  points  to  generate  the  “best  fit”  trend  lines.    Similar  slopes  
were obtained for both set of devices, suggesting that the electron mobility of the strained n-FinFETs is 
unaffected by Sulfur incorporation. 
ascribed to the larger contribution of REXT to the RTotal between the source and drain of the 
transistor as the WFin and LG scale.  Fig. 3.16 demonstrates that the contact resistance 
reduction technique discussed here is more effective for FinFETs with reduced WFin and LG, 
i.e., in line with scaling trends.                     
REXT for devices with and without S+ implantation was extracted based on the plot of 
total resistance (RTotal) as a function of LG to examine further that the observed drive current 
enhancement  is  related  to  the  reduction  of  ΦB
n at the NiSi:C/Si:C interface [Fig. 3.18].  As the 
REXT and its contribution to the RTotal do have a dependence on WFin, devices with a fixed WFin 
of ~25 nm were used for the REXT extraction.  The REXT for control n-FinFETs (without S+ 
implantation) and n-FinFETs with S+ implantation are  evaluated  to  be  ~  1214  ±  79  Ω·μm  and  
~  208  ±  65  Ω·μm, respectively, giving a drop of ~ 83 % in REXT.  It should be noted here that, 
the  μ  of  the  transistor  has  been  assumed  to  be  independent  on  LG.  This may not be true due to 
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the presence of Si:C S/D stressors used in this work, and hence may introduce some errors in 
the extraction of REXT.  Nevertheless, clear reduction of REXT is observed for n-FinFETs with 
S+ implantation and   this   is   attributed   to   the   lowering   of   the   effective  ΦBn for S-segregated 
NiSi:C contacts.  As the interfacial contact resistivity (ρc) at the NiSi:C/Si:C interface is an 
exponential function of ΦBn at the interface [4], reduction in effective ΦBn will result in a 
decrease in ρc and hence RC, which is a major component in REXT [55].  REXT of the FinFETs 
comprises several components such as source/drain extension resistance (RSDE), deep 
source/drain resistance, and RC.  Although the value of REXT can be extracted, we are unable to 
obtain the values of its components based on the device data alone.  Thus, values of RC and ρc 
from the FinFETs are not reported here.  It should be noted that the extracted REXT reported 
here is still much higher compared to   the   ITRS   target   of   140  Ω·μm   for   high-performance 
logic technology at the sub 22-nm technology node [3].  This is probably due to substantial 
contributions from other resistance components such as RSDE.   
The gradients ( GTotal LR  ) for control n-FinFETs and n-FinFETs with S-
segregated  NiSi:C  contacts  are  8.2  ±  0.78  mΩ  and  8.3  ±  0.58  mΩ,  respectively.  The slight 
difference in gradients is likely to be due to experimental errors.  There is no significant 
difference in the gradients between control n-FinFETs and n-FinFETs with S-segregated 
NiSi:C contacts.  This suggests comparable electron mobility between control n-FinFETs and 
n-FinFETs with S-segregated  NiSi:C  contacts.    Considering  the  “worst  case”  scenario  where  
the GTotal LR  for control n-FinFETs and n-FinFETs with S-segregated NiSi:C contacts 
are  8.98  mΩ  and  7.72  mΩ  respectively,  a  mobility  enhancement  of  ~16  %  for  n-FinFETs with 
S-segregated NiSi:C contacts over control n-FinFETs is estimated.  According to typical 
mobility/IDsat gain ratio [123], the ~16 % improvement in mobility will give rise to an IDsat of 
~ 8 %.  The estimated IDsat enhancement is insufficient to justify the IDsat enhancements as 
discussed earlier.  This additionally indicates that difference in carrier mobility between both 
sets of devices, if any, has minor contribution to the drive current enhancements observed in  
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Fig. 3.19  Plot of off-state leakage current extracted at VGS = 0 V versus the saturation threshold 
voltage Vt,sat for devices with and without S+ implantation.   
this work.  This further affirms that the REXT reduction is the key contributor to the IDsat 
enhancement observed here.            
The off-state leakage current (IOff) versus saturation threshold voltage (Vt,sat) for Si:C 
S/D n-FinFETs with and without S+ implantation are compared [Fig. 3.19].  Similar IOff at 
fixed Vt,sat for both set of devices indicates that S+ implantation does not degrade the SS or 
IOff.  Similar threshold voltage roll-offs for both sets of devices [Fig. 3.20] suggests that S 
does not adversely affect the SCEs of Si:C S/D n-FinFETs. 
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Fig. 3.20  Threshold voltage roll-offs for FinFETs with and without S+ implantation are comparable.  
At each gate length LG, the standard deviation of the threshold voltage is represented by whiskers. 
 
3.6 Summary 
In this work, detailed characterization was carried out to understand the impact of S 
incorporation on the material and electrical properties of NiSi:C contacts.  We show that by 
incorporating S at the NiSi:C/Si:C interface, a low ΦBn (110 meV) for Ni-based silicides can 
be achieved.  Physical   mechanisms   for   the   effective   reduction   of   ΦBn for NiSi:C with S+ 
implantation and segregation were studied.  The significant reduction in the effective  ΦBn can 
be ascribed to the presence of an interfacial dipole and charged S trap states at the 
NiSi:C/Si:C interface, which reduces the Schottky barrier width and enhance electron 
tunneling at the contact interface.  Integration of the RC reduction technology into strained n-
FinFETs with Si:C S/D translates to IDsat and IDlin enhancement with no detrimental impact to 
SCEs.  The impact of S+ implantation and segregation is observed to be larger at smaller WFin 
and LG.  This technique shows potential for improving contact resistance and FinFET drive 




Contact Engineering for Complementary 
FinFETs featuring Tellurium Segregated 




Multiple-gate transistors or FinFETs [45]-[53] which utilize a narrow fin-like 
conduction channel for effective control of short channel effects (SCEs), would be adopted by 
the semiconductor industry at the 22 nm technology generation and beyond [44].  As the 
dimensions of FinFETs such as fin width (WFin) are aggressively reduced, challenges 
associated with high external resistance REXT [53]-[54] may be encountered.  High REXT is an 
obstacle for achieving high drive current performance or speed in the future.  Contact 
resistance (RC) at the silicide/heavily-doped S/D interface is a major contributor to REXT [55].  
Thus, it is imperative to explore solutions to minimize RC of silicide contacts of FinFETs.  As 
RC is an exponential function of the Schottky barrier height (SBH) at the silicide/heavily-
doped S/D interface, silicide materials that provide low SBH on p+ and n+ Si are needed to 
achieve low RC in p- and n-FETs, respectively, in CMOS technology.     
As shown in Chapter 3, modification of the effective SBH is attained with sulfur (S) 
incorporation at the source/drain (S/D) contact-semiconductor interface.  Lowering of the 
effective SBH with S-segregated nickel silicide (NiSi) contact has resulted in S/D external 
series resistance REXT reduction for n-channel FinFETs (n-FinFETs) with silicon-carbon 
(Si:C) S/D stressors.  While the aforementioned contact resistance reduction option has led to 
significant higher drive current performances for n-FinFETs, the proposed solution will 
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require a separate contact technology for p-channel FinFETs (p-FinFETs) as S is not effective 
in reducing REXT in them.  Incorporating dual silicides or different impurities for p- and n-
FETs separately prior to silicidation will increase the fabrication process complexity.  Having 
a single silicide material solution with a tunable SBH for either p- or n-FETs (i.e. single-metal 
dual-barrier-height) will be attractive for REXT reduction and device performance optimization 
in CMOS technology [67]-[68],[71],[109],[124].      
Platinum silicide (PtSi) has an intrinsically low hole SBH [68],[126]-[127] or high 
effective electron SBH (ΦBn). It allows low RC to be attained in p-type Si.  However, RC is 
high when PtSi is formed on n-type Si due to the  high  ΦBn.  The ability to selectively adjust 
the   ΦB
n of PtSi will enable concurrent optimization of RC in p- and n-FETs in CMOS 
technology.  In this chapter, we report the first demonstration of ΦBn reduction for Pt-based 
silicide contacts formed on n-type Si:C using Tellurium (Te) implantation and segregation.  
Optimum Te dosage required for ΦBn reduction and its impact on the material characteristics 
of PtSi:C are examined in Section 4.2.  Section 4.3 investigates the underlying mechanism for 
the  effective  reduction  in  ΦB
n for PtSi:C with Te segregation by considering the presence of 
charged donor-like states which leads to enhanced tunneling across the Schottky barrier at the 
PtSi:C/Si:C interface.  Evaluation of integrating the proposed contact technology on n- and p-
FinFETs was also carried out.  Section 4.4 details the key process steps used in the fabrication 
of the n- and p-FinFETs used in this chapter.  The impact of the contact technology on the key 
performance attributes of the FinFETs are explored in detail in Section 4.5.  Section 4.6 
proposes an integration scheme to achieve independent control of SBH in a CMOS process 
for both n- and p- channel MOSFETs with a single metal silicide and Te segregation.  Section 





4.2 Material Characterization and Schottky-Barrier Analysis of Te-
Segregated PtSi:C Films 
This section focuses on the impact of Te segregation on the formation and 
characteristics of PtSi:C.  Key characteristics of Te-segregated  PtSi:C  contacts  such  as  ΦBn, 
sheet resistance (RS) and phase analysis were investigated and discussed in detail.  The results 
established in this section will form the baseline silicidation process for the integration of Te-
segregated PtSi:C contacts onto FinFETs.    
 
4.2.1 Contact Test Structure Fabrication  
Two-terminal Schottky n-type Si:C contact devices (PtSi:C formed on n-Si:C) were 
fabricated to examine the Schottky diode leakage current.  Fabrication of the contact test 
structures began with growth of Si:C film with a Csub of ~1 % on lightly n-doped (001) Si 
wafers.  Fabrication of the contact test structures follows the same process flow as describe in 
Chapter 3, Section 3.2.2.  In this work, various Te+ ion implantation doses (0 cm-2, 5 × 1013 
cm-2, 2 × 1014 cm-2 and 1 × 1015 cm-2) at an energy of 2.5 keV were introduced into the Si:C 
region.  Next, the blanket samples and contact devices underwent a HF:H2O [1:100] dip for 
60 s for native oxide removal before being immediately loaded into a sputter system with a 
base pressure of 1 × 10-7 torr for the deposition of a ~8-nm thin platinum (Pt) layer.  An 
anneal at 550 oC for 30 s in nitrogen ambient was performed to form PtSi:C S/D contact.  The 
PtSi:C formation process results in the segregation of the Te at the PtSi:C/(n+-Si:C) interface.  
Unreacted Pt was removed with a diluted aqua-regia solution HCl:HNO3:H2O [3:1:1] at a 
temperature of 120 oC for 2 minutes.  Lastly, aluminum with a thickness of ~200 nm was 
deposited on the backside of the wafers as the second contact terminal for the Schottky 
junctions.  Electrical characterization in this work was performed by direct probing of the 




4.2.2 Impact of Te Implantation Dose on Electron Schottky Barrier Height 
To  investigate  the  impact  of  Te  incorporation  on  effective  ΦBn of the PtSi:C formed, 
current-voltage (I-V) characteristics of PtSi:C/Si:C Schottky diodes with different Te+ 
implantation doses were measured at room temperature [Fig. 4.1].  It is evident that the 
increase in Te+ implantation dose lowers the effective  ΦBn of PtSi:C, as seen from the increase 
in the reverse bias electron current.  The 106-fold increase in the reverse current for the I-V 
characteristics of PtSi:C with Te+ implantation dose of 2 × 1014 cm-2 and 1 × 1015 cm-2 clearly 
indicates that the significantly reduction of the effective ΦBn of PtSi:C with Te+ implantation.  
To  extract  the  effective  ΦB
n of Te-segregated PtSi:C contacts, activation energy measurements 
[57],[89] were performed for samples implanted with 2 × 1014 cm-2 and 1 × 1015 cm-2 of Te 
by varying the measurement temperature from 140 K to 270 K.  An Arrhenius plot [Fig. 
4.2(a)] with forward voltages (Vf) ranging from 40 mV to 100 mV regime is used and curve-
fitting in the low temperature regime was performed to extract the effective ΦBn according to  
































Fig. 4.1  Current-voltage (I-V) characteristics for PtSi:C/Si:C contacts with different Te+ implantation 
doses measured at room temperature.  Near-ohmic I-V characteristics was achieved for PtSi:C/Si:C 
contacts with Te+ implantation doses of 2 × 1014 cm-2 and 1 × 1015 cm-2, suggesting reduction in ΦBn. 
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Fig. 4.2  (a) Arrhenius  plot  for  the  extraction  of  ΦBn of PtSi:C contacts with Te+ implantation dose of 2 
× 1014 cm-2 under different forward biases ranging from 40 mV to 100 mV.  Fitting was performed on 
the  data  points  in  the  low  temperature  range  to  generate  the  “best  fit”  trend  lines  for  the  extraction  of  
ΦB
n.  (b) Effective electron Schottky barrier for PtSi:C films as a function of Te+ implantation dose.   
the thermionic emission model [57],[89].  The average effective ΦBn extracted for the sample 
implanted with 2 × 1014 cm-2 of Te is ~0.12 eV, representing a ~0.59 eV drop in effective ΦBn.  
Fig. 4.2(b) summarizes the effective ΦBn at the PtSi:C/Si:C interface for all the implantation 
conditions discussed in this work.  
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4.2.3  SIMS Analysis of PtSi:C films with Pre-Silicided Te+ Implantation 
To probe the distribution of Te within the PtSi:C film, time-of-flight secondary-ion-
mass spectrometry (TOF-SIMS) operating in the positive scan mode with cesium ions at 1 
keV was used to examine the distribution of Te after silicidation.  Blanket Si:C samples 
received Te implantation at an energy of 2.5 keV and doses ranging from 5 × 1013 cm-2 to 1 × 
1015 cm-2 prior to Pt deposition and silicidation.  The location of the PtSi:C/Si:C interface is 
defined as the depth where the Pt intensity is reduced by 50 %.  A pronounced Te peak at the 
PtSi:C/Si:C interface for samples with Te+ implantation dose of 5 × 1013 cm-2 and 2 × 1014 
cm-2 is observed from the SIMS analysis [Fig. 4.3].  A plausible reason for the accumulation 
of the Te atoms at the PtSi:C/Si:C interface could be due to the low solubility of Te atoms 
within the silicide film which could result in the preferential segregation of Te into Si with the 
progressing Pt silicidation front.  A less pronounced Te peak is observed at the PtSi:C/Si:C  
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Fig. 4.3  Secondary Ion Mass Spectrometry (SIMS) profiles for PtSi:C/Si:C contacts with different Te+ 
implantation doses showing Te distribution after silicidation.  The Pt silicidation was performed at 550 
oC for 30 s.  SIMS analysis reveals Te segregation with a peak concentration of ~1.53 × 1020 cm-3 at 
the PtSi:C/Si:C interface for sample with Te+ implantation dose of 2 × 1014 cm-2.  As-implanted Te 
profile for sample with Te+ implantation dose of 2 × 1014 cm-2 is also included in the plot. 
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interface for the sample with Te+ implantation dose of 1 × 1015 cm-2.  Instead, a higher 
secondary Te peak is observed within the PtSi:C.  The secondary Te peak, which is located at 
~7.5-nm below the PtSi:C surface, just lies below the peak Te ion implantation range.  
Accumulation of Te atoms at this location could be due to the presence of unrepaired implant 
damage and/or end-of-range defects at this region.  It is posulated that the presence of implant 
damage and/or end-of-range defects may have hindered the diffusion of Te towards the 
PtSi:C/Si:C interface during silicidation.   
 
4.2.4 Impact of Te Implantation Dose on Sheet Resistance of PtSi:C films 
The PtSi:C sheet resistance (RS) for different Te+ implantation doses are compared in 
Fig. 4.4.  It is observed that RS of PtSi:C increases with the increase in Te+ implantation dose.  
For the sample with Te+ implantation dose of 1 × 1015 cm-2, a ~37 % increase in RS from 
sample with no Te+ implantation was observed.  The increase in RS could be due to higher Te 
concentration within the PtSi:C, as indicated by the SIMS analysis in Fig. 4.3.  High Te 
concentration within the PtSi:C may lead to an increase in carrier scattering within the PtSi:C.   

























Fig. 4.4  Comparison of sheet resistance of PtSi:C films that received different Te+ implantation doses. 
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A relatively higher increase is observed in RS, compared to data from various reports 
[77],[106]-[108].  This could be due to the higher concentration of impurities within the 
silicide in this work compared with other reports.  However, it should be noted that there are 
differences in silicide thickness, impurities used, and type of silicide formed between this 
work and those reports.  In addition, it should also be noted that in state-of-the-art transistors, 
RS contributes a smaller fraction of the total resistance (RTotal) compared to the contact 
resistance [55].  Considering the slight difference in the effective ΦBn between the sample 
with Te+ implantation dose of 2 × 1014 cm-2 and the sample with Te+ implantation dose of 1 × 
1015 cm-2, as well as a much lower RS observed for the sample with Te+ implantation dose of 2 
× 1014 cm-2 over the sample with Te+ implantation dose of 1 × 1015 cm-2, we will focus on the 
sample that received 2 × 1014 cm-2 dose of Te+ implantation in our further analysis and device 
integration.       
 
4.2.5 Impact of Te Segregation on PtSi:C Phase Formation  
In order to give a more in-depth perspective of the silicide formed in this work, X-ray 
Diffraction (XRD) analysis was used to study the phase structure of the Te-segregated PtSi:C.  
XRD phase analysis of the blanket PtSi:C films with and without Te+ implantation with  a  2θ  
interval from 25o to 60o is shown in Fig. 4.5.  Several peaks present in the spectrum indicate 
that the films formed at 550 oC are polycrystalline.  The spectrum reveals that single mono-
silicide phase exists for PtSi:C with and without Te+ implantation.  No ternary or quaternary 
phase of PtSi:C(Te) is observed.  Identical crystal orientation peak locations for PtSi:C with 
and without Te+ implantation suggest that the presence of Te in PtSi:C does not affect the 





































Fig. 4.5  XRD analysis of the films with and without Te implantation.  The crystal orientation peak 
locations are matched, suggesting that the film structure and silicidation kinetics of PtSi:C are not 
affected by Te incorporation. 
 
50 nm
(a) No Te+ implant
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Fig. 4.6  Cross-sectional Transmission Electron Microscopy (TEM) images of (a) control PtSi:C film 
without Te+ implantation and (b) PtSi:C film with 2 × 1014 cm-2 dose of Te+ implantation.  Te+ 
implantation formed an amorphized region, which was consumed by the silicidation process performed 
at 550 oC for 30 s. A ~15 nm thick PtSi:C was formed.  The interface morphology for PtSi:C with and 
without Te+ implantation is similar, indicating that Te+ implantation and segregation does not affect the 
PtSi:C/Si:C interface structure. 
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4.2.6 Impact of Te Segregation on PtSi:C/Si:C Interface Morphology          
The cross-sectional transmission electron microscopy (xTEM) images of PtSi:C films 
with and without Te+ implantation are compared in Fig. 4.6.  From the xTEM images, it is 
observed that ~8-nm of Pt film has resulted in the formation of ~15-nm of PtSi:C after 
silicidation at 550 oC for 30 s.  The PtSi:C consumed an amorphized region at the Si:C surface 
which was formed due to the Te+ implantation.  The interface morphology of PtSi:C with and 
without Te+ implantation is similar, indicating that Te+ implantation and segregation do not 
affect the PtSi:C/Si:C interface structure. 
 
4.2.7  Impact of Te Segregation on Strain State of Si:C  
High Resolution X-Ray Diffraction (HRXRD) rocking curves were obtained from 
PtSi:C films with and without Te+ implantation.  The thickness of Si:C films that were formed 
on Si substrates is ~60 nm.  HRXRD analysis of PtSi:C films with and without Te+ 
implantation reveals no loss in substitutional carbon concentration after Te+ implantation and 
silicidation [Fig. 4.7].  This indicates that the formation of Te-segregated PtSi:C does not 
















Bragg Angle ()  
Fig. 4.7  High Resolution X-Ray Diffraction (HRXRD) spectra showing that there is minimal loss of 
substitutional carbon or Csub after Te+ implantation and Pt silicidation.  The Te implantation dose is 2 × 
1014 cm-2. 
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4.3 Mechanisms for SBH Modulation in Te-Segregated PtSi:C Films 
In this section, the mechanism which has resulted in the significant reduction of the 
effective  ΦB
n for Te-segregated PtSi:C/Si:C contacts is discussed.  In the preceding section, 
two important observations have been made so far for Te-segregated PtSi:C films: (1) 
segregation of Te at the PtSi:C/Si:C interface is detected from the SIMS analysis [Fig. 4.3] 
and (2) XRD analysis [Fig. 4.5] shows that the introduction of Te has resulted in negligible 
change to the bulk PtSi:C properties (e.g. workfunction).  It was reported that Te creates a 
donor-type trap level at 140 meV below the conduction band in Si [57],[128].  The Te trap 
states at the interface are likely to become fully ionized due to the band bending caused by the 
workfunction difference between the PtSi:C and Si:C.  Ionization of Te trap states at the 
interface will introduce a positive charge on the Si:C side of the interface.  The charged Te 
states on the Si:C side will, in turn, induce an image charge of equal magnitude but opposite 
type on the metal side of the interface, leading to an electric field across the PtSi:C/Si:C 
interface.  The resultant electric field is expected to lower  the  ΦBn by image force lowering.  
In addition, we believe that the presence of an electric field across the PtSi:C/Si:C interface 
will also cause further band bending of the conduction band, thus reducing the barrier 
depletion width.  This will lead to a higher electron tunneling probability, further lowering the 
effective  ΦB.  The   reduction   in  ΦBn due to image force lowering can be estimated with the 
following relation [119]: 




 ,                                                    (1) 
where   ξ   is   the  maximum   electric   field   and   εSi:C is the dielectric constant of Si:C.  As the 
carbon concentration in Si:C is small, the dielectric constant for Si is used.  Using the peak Te 
concentration of ~1.53 × 1020 cm-3 obtained from TOF-SIMS and assuming complete 
ionization of the donor-like  states,  the  maximum  reduction  in  ΦBn due to image force lowering 
is ~ 270 meV.  Clearly, this is insufficient to explain the  ΦBn reduction of ~590 meV that was  
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Fig. 4.8  Simulated energy band diagrams across the silicide/semiconductor junction with and without 
Te+ implantation for a substrate with a uniform n-type doping of 1 × 1015 cm-3 
measured from the Te-segregated PtSi:C contacts (Fig. 4.2).  This suggests that an additional 
effect such as enhanced tunneling may be involved.         
In order to verify that the presence of Te trap states can result in the narrowing of the 
barrier depletion width,  leading  to  effective  ΦBn reduction, energy band diagrams across the 
metal silicide/semiconductor interface for samples with and without Te+ implantation are 
extracted from simulation performed using Synopsys Technology Computer-Aided Design 
(TCAD) tools [120].  The model and the grid definition used in this work are the same as that 
reported in Section 3.4 of Chapter 3.  The workfunction of the metal silicide (PtSi) is assigned 
a value of 4.86 eV [121].  The substrate is lightly doped with a uniform n-type doping of 1 × 
1015 cm-3.  The Te distribution within the substrate is modeled with a piecewise distribution 
profile in the simulation which closely matches the Te profile obtained from the SIMS 
analysis.  The Te atoms are specified as traps with an energy level of 140 meV below the 
conduction band and are electrically charged when empty [57],[128].   
The energy band diagrams for samples with and without Te+ implantation for an n-
type substrate doping of 1 × 1015 cm-3 are illustrated in Fig. 4.8.  It is clearly observed that the  
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Fig. 4.9  Simulated electron and ionized Te concentration profiles across the silicide/semiconductor 
junction with and without Te implantation for substrate with uniform n-type doping of 1 × 1015 cm-3.   
presence of Te donor-type traps results in significant reduction of the tunneling barrier width.  
The narrowing of the tunneling barrier width exponentially increases the electrons tunneling 
probability.  This is believed to contribute to   the   reduction   in   the   effective   ΦBn.  Fig. 4.9 
shows the electron and ionized Te concentration profiles across the silicide/semiconductor 
junction with and without Te implantation.  In Fig. 4.8, the conduction band of the sample 
with Te implantation is close to the Fermi energy level even at a position of 30 nm below the 
silicide interface.  This is due to the presence of electrons accumulation near the Te peak 
position [Fig. 4.9].    
  To examine the effectiveness of Te donor-type traps for substrates with a high 
background doping, simulations were also performed for a highly-doped substrate with a 
uniform substrate doping of 1 × 1020 cm-3.  These simulations [Fig. 4.10] reveal obvious 
reduction in tunneling barrier width for the sample with Te incorporation even in the presence 
of a heavily-doped substrate, indicating the possibility of lowering the effective ΦBn at the 
silicide/heavily-doped S/D interface and RC of devices with heavily-doped S/D. 
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Fig. 4.10  Simulated energy band diagrams across the silicide/semiconductor junction with and without 
Te+ implantation for a Si substrate with a uniform n-type doping of 1 × 1020 cm-3.  The presence of 
donor-like Te traps at the silicide/Si interface creates an electrical field across the interface and results 
in the narrowing of the depletion barrier width, leading to enhanced electron tunneling and hence lower 
ΦB
n. 
4.4 Fabrication of N- and P-FinFETs 
To   ascertain   the   feasibility   of   forming   low   effective   ΦB
n contacts for device 
performance improvement, Te-segregated PtSi:C contacts were integrated into n-FinFETs 
with Si:C S/D stressors.  Tri-gate n-channel FinFETs were fabricated on ~60-nm-thick SOI 
wafers with (001) surface orientation and 140-nm-thick buried silicon dioxide SiO2 (BOX).  
After patterning to form ~45 nm wide fins, gate stack formation with 100-nm-thick 
polycrystalline Si (poly-Si) on ~2.8 nm of SiO2 was carried out.  Next, ~60 nm thick Si:C S/D 
stressors were selectively grown after silicon nitride (SiN) spacer formation.  Fig. 4.11 
summarizes the key process steps used for fabricating <110>-oriented tri-gate n-FinFETs with 
Te-segregated PtSi:C/(n+-Si:C) S/D.  Extensive details on the strained n-FInFETs fabrication 
process flow can be found in Section 3.4 of Chapter 3.  The S/D formation was carried out 
with 2 × 1015 cm-2 dose of phosphorus implantation and an energy of 20 keV.  Dopant 
activation anneal was performed at 900 oC for 30 s.  After dopant activation, all n-FinFETs,  
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Fig. 4.11 (a) Key process steps in the fabrication of strained n-channel tri-gate FinFETs with Te+ 
implantation and segregation at the PtSi:C/Si:C interface.  The Te+ implantation step was skipped for 
the control n-FinFETs.  Critical process steps for the formation of Te-segregated PtSi:C/Si:C S/D 
contact are illustrated in (b)-(d).  (b) After Si:C epitaxial growth to form raised Si:C S/D stressors, 
dopant implantation and activation, Te+ implantation at a dose of 2 × 1014 cm-2 and energy of 2.5 keV 
was performed.  This was followed by (c) 8 nm of Pt deposition.  (d) Silicidation was carried out at 550 
oC for 30 s, followed by unreacted metal removal using diluted aqua-regia solution.  During 
silicidation, Te is segregated at the PtSi:C/Si:C interface. 
except the control devices, received Te implantation at an energy of 2.5 keV and a dose of 2 
× 1014 cm-2 prior to silicidation.  One important point to note is that both Te-implanted n-
FinFETs and control devices in this work were fabricated on the same wafer and followed the 
same silicidation process flow as describe in Section 4.2.1.   
Besides n-FinFETs, p-FinFETs were also fabricated separately for examining the 
impact of PtSi on the device performance improvement on p-FinFETs.  The <110>-oriented 
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tri-gate p-FinFETs were fabricated on 8-inch SOI wafers which were first thinned down to a 
thickness of ~40 nm using thermal oxidation.  Next, threshold voltage adjust implant with 
phosphorus at an energy of 20 keV and a dose of 1 × 1013 cm-2 was performed and activation 
was carried out at 1000 oC for 30 s.  Si fins with fin width WFin of ~60 nm were then formed.  
Gate stack comprising a 3 nm thick SiO2 gate dielectric and a 100 nm thick poly-Si was used.  
The poly-Si gate was doped with boron implanted at a dose of 2 × 1014 cm-2 and an energy of 
10 keV.  Activation was performed at 950 oC for 15 s.  This was followed by S/D extension 
(SDE) implantation (BF2, 8 keV, 3 × 1013 cm-2), spacer formation and deep S/D implantation 
(BF2, 10 keV, 2 × 1015 cm-2).  The deep S/D activation was performed at 1000 oC for 5 s.  8-
nm thin Pt and nickel (Ni) films were sputter deposited for p-FinFETs with PtSi and control 
p-FinFETs, respectively.  Silicidation was carried out at 550 oC for 30 s to form PtSi and 
NiSi.               
 
4.5 Device Characterization and Analysis  
In this section, Te-segregated PtSi:C contacts were integrated into n-FinFETs with 
Si:C S/D stressors, which were characterized to evaluate the feasibility of forming low 
effective  ΦB
n contacts for IDsat improvement.  Fig. 4.12(a) and (b) plot the IDS-VGS and IDS-VDS 
characteristics of a pair of n-FinFETs with and without Te+ implantation, respectively.  The 
IDS is normalized by the device width which is given by 2HFin + WFin.  The devices have a gate 
length (LG) of ~90 nm and a WFin value of ~45 nm.  From the IDS-VGS plot, it should be noted 
that the pair of devices are closely matched in terms of subthreshold swing (SS) and drain-
induced barrier lowering (DIBL), indicating that the pair of devices has comparable effective 
channel lengths and similar control of SCEs.  This implies that Te incorporation does not 
have a negative impact on the transistor subthreshold characteristic.  IDS enhancement is 
observed in both linear and saturation regions.  The IDS-VDS family of curves for the same pair 
of n-FinFETs with and without Te+ implantation, measured at gate overdrives (VGS – Vt,sat) of 
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Fig. 4.12 (a) IDS-VGS characteristics of a pair of strained n-FinFETs with 2 × 1014 cm-2 Te+ implantation 
and without Te+ implantation.  Comparable DIBL and SS values imply that Te does not have 
detrimental effects on short-channel behaviour of n-FinFETs with Si:C S/D stressors.  (b) IDS-VDS 
characteristics of the same pair of strained n-FinFETs showing substantial drive current enhancement 
for n-FinFETs with Te-segregated PtSi:C contacts over control n-FinFETs with PtSi:C contacts. 
of 0.2 V are shown in Fig. 4.12(b).  The n-FinFET with Te-segregated PtSi:C contacts 
exhibits substantial IDsat enhancement over control n-FinFET without Te+ implantation.  
To assess the enhancement of the drain current in a statistically manner, off-state 
leakage current (IOff) versus IDsat [Fig. 4.13] and IOff versus linear drive current (IDlin) [Fig. 
4.14] plots for n-FinFETs with and without Te+ implantation are compared.  Each data set 
(with and without Te+ implantation) comprises 30 to 40 devices with LG ranging from 70 to 
160 nm.  It is clearly shown that for a fixed IOff of 300 nA/μm, devices with Te-segregated 
PtSi:C contacts exhibit ~22% and ~24 % enhancement in IDsat and IDlin, respectively.  The IDsat 
enhancement observed here is ascribed to the lowering of the effective ΦBn with Te 
incorporation.   
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Fig. 4.13 At IOff of 300 nA/μm, n-FinFETs with Te-segregated PtSi:C contacts have 22 % IDsat 
enhancement over control n-FinFETs with PtSi:C contacts.   The best-fit lines to the data points are 
drawn using solid lines. 
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Fig. 4.14 At IOff of 300 nA/μm, n-FinFETs with Te-segregated PtSi:C contacts have 24 % IDlin 
enhancement over control n-FinFETs with PtSi:C contacts.   The best-fit lines to the data points are 
drawn using solid lines. 
85 
N-FinFETs with smaller LG have larger IOff and drive currents.  In general, IDsat and 
IDlin enhancements for n-FinFETs with Te-segregated PtSi:C contacts over control n-FinFETs 
increase with decreasing LG is observed.  The higher enhancement observed at smaller LG is 
attributed to the larger contribution of REXT to the RTotal between the source and drain of the 
transistor for short-channel devices [43].  A difference in strain for both sets of devices (i.e. 
Si:C S/D n-FinFETs with and without Te+ implantation) can be eliminated as a contributor in 
enhancement as Te-segregated PtSi:C is found to have negligible impact on the strain-state of 
the Si:C stressors [Fig. 4.7].  Next, we compared IDsat at a fixed gate overdrive of 1.2 V for 
devices with and without Te+ implantation across various LG [Fig. 4.15].  The IDsat 
enhancement of n-FinFETs with Te-segregated PtSi:C contacts over control n-FinFETs 
increases from ~20 % for LG of 160 nm to ~28 % for LG of 70 nm, further substantiate that the 
drive current enhancement in n-FinFETs with Te-segregated PtSi:C contacts over control 
increases with the scaling of LG.  This indicates scalability of the novel contact resistance 
reduction technology, making it an even more attractive option  
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Fig. 4.15 IDsat of n-FinFETs with and without Te implantation at different LG.  IDsat values are extracted 
at a gate overdrive of 1.2 V.  The mean IDsat values for control n-FinFETs and n-FinFETs with Te-
segregated PtSi:C contacts at LG of  160  nm  are  ~267  ±  31  μA/μm  and  ~295  ±  14  μA/μm,  respectively.    
The mean IDsat values for control n-FinFETs and n-FinFETs with Te-segregated PtSi:C contacts at LG 
of  70  nm  are  ~383  ±  40  μA/μm  and  ~489  ±  10  μA/μm,  respectively.    The  IDsat enhancement due to Te+ 
implantation and segregation is higher at smaller LG. 
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for future technology nodes.  We also compared the dependence of IDsat enhancement on 
DIBL, as shown in Fig. 4.16.  Since DIBL is indicative of the SCEs control and effective 
channel length, comparing IDsat enhancement at the same value of DIBL illustrates the 
enhancement between devices with similar control of SCEs.  Device performance compared 
at a fixed DIBL of 100 mV/V shows IDsat enhancement of ~23 % was obtained for devices 
with Te-segregated PtSi:C contacts over the control devices. 
In order to verify that the improvement in drive current observed in this work is 
related to the reduction of REXT, the REXT of n-FinFETs with and without Te+ implantation 
were extracted based on the plot of RTotal as a function of LG, as shown in Fig. 4.17.  The RTotal 
for n-FinFETs with and without Te+ implantation are extracted at a linear gate overdrive (VGS 
– Vt,lin) of 1.2 V and the y-axis intercept of the linear regression fit of the data gives the REXT 
of the n-FinFETs.  The variability in the RTotal data observed is probably caused by device-to-
device variation of feature sizes such as gate length.  Hence, statistical analysis was 
performed and the values of the RTotal data for each set of devices were obtained and fitted to  
 






























Fig. 4.16 At a fixed DIBL of 100 mV/V, IDsat enhancement of ~23 % is achieved for n-FinFETs with 
Te-segregated PtSi:C contacts over control n-FinFETs. 
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Fig. 4.17 Plot of total resistance as a function of LG for n-FinFETs with and without Te+ implantation.  
For each LG, at least 3 devices were measured.  Linear regression was performed for each experimental 
split, and the fitted lines are plotted in straight solid lines.  The gradient dRTotal/dLG for the control n-
FinFETs and n-FinFETs with Te-segregated  PtSi:C  contacts  are  8.89  ±  0.77  mΩ  and  9.0  ±  0.27  mΩ,  
respectively. The similar gradients suggest that electron mobility of the strained n-FinFET is 
comparable with and without Te incorporation. 
obtain the REXT for n-FinFETs with and without Te+ implantation.  The REXT for control n-
FinFETs (without Te+ implantation) and n-FinFETs with Te+ implantation are evaluated to be 
~438  ±  81  Ω·μm  and  ~166  ±  27  Ω·μm,  respectively,  giving  a  reduction  of  REXT by ~62 %.  
The reduction of REXT for n-FinFETs with Te+ implantation is attributed to the drop in 
effective  ΦB
n for Te-segregated PtSi:C contacts.  The interfacial contact resistivity (ρc) at the 
PtSi:C/Si:C interface is an exponential function of ΦBn at the interface and is given by 
)4exp( *: hNm DCSinBc    where m* is the effective mass of electron, h is the 
Planck’s   constant   and   ND is the doping concentration at the PtSi:C/Si:C interface.  The 
reduction in effective ΦBn is bound to result in a decrease in ρc and hence RC, which is a major 
component in REXT [55].     It   is  to  be  noted  that  the  reduction  in  ΦBn obtained in this work is 
extracted from test structures which did not undergo S/D implants and anneal process used in 
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Fig. 4.18 Off-state leakage current extracted at VGS = 0 V are plotted against the (a) linear threshold 
voltages (Vt,lin) and (b) saturation threshold voltages (Vt,sat) of devices with and without Te+ 
implantation.  Negligible impact on off-state leakage currents at fixed Vt,lin and Vt,sat indicates that the 
off-state leakage currents and subthreshold swing remain unchanged with Te+ implantation. 
As shown previously, Te-segregated PtSi:C is found to have little impact on the 
strain-state of the Si:C stressors [Fig. 4.7], suggesting that the strain effect of Si:C S/D 
stressors (and hence the mobility) for both sets of devices (i.e. Si:C S/D n-FinFETs with and 
without Te+ implantation) is similar.  The slope ( GTotal LR  ) of the RTotal as a function of 
LG plot [Fig. 4.17] is related to the effective electron  mobility  (μ)  of  the  transistor  and is given 
by ))((1 GTotalinv LRWQ   where W is the channel width and Qinv is the inversion 
charge density [122].  It  should  be  noted  here  that,  the  μ  of  the  transistor  has  been  assumed  to  
be independent on LG.  This may not be true due to the presence of Si:C S/D stressors used in 
this work, and hence may introduce some errors in the accurate extraction of μ.  Nevertheless, 
similar slope indicates comparable electron mobility between control n-FinFETs and n-
FinFETs with Te-segregated PtSi:C contacts, further affirming that the REXT reduction is the 
key contributor to the IDsat enhancement achieved here.   
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To evaluate the impact of Te incorporation on the SCEs of the devices, IOff versus 
linear threshold voltage (Vt,lin) [Fig. 4.18(a)] and IOff versus saturation threshold voltage (Vt,sat) 
[Fig. 4.18(b)] for n-FinFETs with and without Te+ implantation are compared.  Similar IOff at 
fixed Vt,lin and Vt,sat for the two splits indicates that Te+ implantation does not degrade the SS 
or IOff.  To examine the impact of Te+ implantation on the SCEs, Vt,lin as a function of LG for 
n-FinFETs with and without Te+ implantation are compared [Fig. 4.19].  Similar threshold 
voltage roll-off for both sets of devices suggests that Te does not diffuse into the channel 
region and the SCEs of n-FinFETs are not compromised.        
Next, p-FinFETs with NiSi and PtSi contacts were compared.  The silicidation 
formation conditions (i.e. Ni and Pt thicknesses, annealing temperature and duration) are kept 
exactly the same as those used for n-FinFETs with Si:C S/D stressors.  The IDS-VGS and IDS-
VDS of a pair of p-FinFETs with NiSi and PtSi contacts are plotted in Fig. 4.20(a) and (b), 
respectively.  The devices have a gate length (LG) of ~90 nm and a WFin value of ~60 nm.  
From the IDS-VGS plot, the pair of devices has comparable effective channel lengths and  
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Fig. 4.19 Similar threshold voltage roll-off for devices with and without Te+ implantation indicates that 
the short-channel effects of the transistors are not affected by Te+ implantation.  The whiskers represent 
the standard deviation of the threshold voltages for each set of devices at different LG.  For each LG, at 
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Fig. 4.20 (a) IDS-VGS characteristics of a pair of p-FinFETs with either NiSi or PtSi S/D contacts.  (b) 
IDS-VDS characteristics of the same pair of p-FinFETs showing substantial drive current enhancement 
for p-FinFETs with PtSi contacts over control p-FinFETs with NiSi contacts. 
similar control of SCEs as the SS and DIBL are similar.  The IDS-VDS family of curves for the 
same pair of p-FinFETs with either NiSi or PtSi contacts, measured at gate overdrives (VGS – 
Vt,sat) of 0 to 1.2 V in steps of 0.2 V are shown in Fig. 4.20(b).  The p-FinFET with PtSi 
contacts exhibits substantial IDsat enhancement over control p-FinFET with NiSi.  Statistically, 
for a group of 25 to 35 devices, device performance compared at a fixed IOff of 300 nA/μm 
shows IDsat enhancement of ~24 % for -FinFET with PtSi contacts over control p-FinFET with 
NiSi [Fig. 4.21].  The drive current enhancement recorded is attributed to low hole SBH of 
PtSi compared to NiSi.             
 
91 



























Fig. 4.21 At IOff of 300 nA/μm, p-FinFETs with PtSi contacts have 24 % IDsat enhancement over control 
p-FinFETs with NiSi contacts.   The best-fit lines to the data points are drawn using solid lines. 
 
4.6 Process Concept and Integration Flow  
Based on the above observations, the concept of a single contact metal silicide with 
Te segregation for the independent control of SBH in a CMOS process is presented in this 
section.  Fig. 4.22(a) shows the process flow of the proposed concept.  The process flow 
follows a similar process sequence as discussed in Section 4.4 with minor modifications to 
include two additional process steps.  After S/D formation and activation, a masking layer is 
deposited over p-FinFETs regions to shield the p-FinFETs from receiving Te implantation 
[Fig. 4.22(b)].  Next, Te implantation is performed on the n-FinFET regions [Fig. 4.22(c)].  
After the removal of masking layer, a blanket Pt is deposited over both n- and p-FinFETs 
[Fig. 4.22(d)].  This is followed by silicidation anneal and selective unreacted Pt metal 
removal with a wet etch solution (for example diluted aqua-regia solution].  The final S/D 
structure will consist of Te-segregated Pt-based silicide contacts for n-FinFETs and Pt-based 
silicide contacts for p-FinFETs [Fig. 4.22(e)].                     
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Fig. 4.22 (a) Process flow of proposed integration scheme.  (b) Masking layer is patterned to cover 
pFETs followed by Te+ implantation into nFETs. (c) Masking layer is removed and Pt is deposited on 
both n- and pFETs.  (d) Silicidation anneal is performed to segregate the Te atoms to the interface and 
form the S/D silicides concurrently.  (e) During silicidation, Te segregated at the PtSi:C/Si:C interface 
reduces the REXT for nFETs.  PtSi which has an intrinsically low hole SBH, allows low REXT to be 





4.7 Summary  
A novel RC reduction technology employing Te+ implantation and segregation for 
lowering   the   effective   ΦB
n of PtSi:C contacts has been demonstrated.  The presented data 
demonstrates that Te+ implantation at a dose of 2 × 1014 cm-2 allows   the   effective  ΦBn of 
PtSi:C contacts to be tuned towards the conduction band-edge.  The  effective  ΦBn (and hence 
RC) reduction is ascribed to the presence of charged Te trap states at the PtSi:C/Si:C interface 
which results in the narrowing of Schottky barrier width and enhanced electron tunneling.  
Integration of this new RC reduction technology into strained n-FinFETs with Si:C S/D leads 
to IDsat enhancement of ~ 22% with no detrimental impact on other device performance 
parameters.  PtSi is a potential silicide for p-FinFETs and its combination with Te 
implantation for n-FinFETs suggests that it may be used as a single-metal-silicide dual-
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As demonstrated in Chapter 4, tellurium (Te) segregated PtSi contacts have shown 
promising  results  for  electron  SBH  (ΦB
n) reduction on Si:C.  Introducing Te at the platinum-
silicide:carbon (PtSi:C)/Si:C interface is shown to   lower   the   effective  ΦBn of PtSi:C and to 
reduce the external resistance (REXT) of n-FinFETs with Si:C source/drain (S/D) stressors.  To 
explain the observation, we proposed that the presence of ionized Te donor-type traps at the 
PtSi:C/Si:C interface results in a sharp downward band bending of the conduction and 
valence bands near the PtSi:C/Si:C interface, giving a reduced tunneling barrier width [129].  
Narrowing of the tunneling barrier width increases the electrons tunneling probability 
(possibly trap-assisted), hence contributing to the reduction in the effective ΦBn, and hence 
contact resistance RC. 
The novel RC reduction technology employing Te+ implantation and segregation and 
its combination with PtSi enables concurrent optimization of RC in p- and n-FETs in CMOS 
technology.  For integration in a CMOS process flow, the integration concept proposed in 
Chapter 4 would involve three additional steps (one lithography step to block out the p-FETs, 
Te+ implantation into n-FETs and removal of masking layer over p-FETs) prior to silicidation.  
The additional process steps contribute to the total fabrication cost.  Simplification of the 
CMOS process flow is possible if Te is co-introduced with source and drain dopants.   
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In this chapter, we report the results of a new contact resistance reduction approach 
where a shallow Te ion implantation was performed sequentially with deep S/D dopant prior 
to S/D activation anneal.  Introducing Te at the same process step as deep S/D dopant 
implantation for nFETs eliminates the need for an extra masking step to block Te 
implantation into the S/D regions of pFETs, therefore simplifying the CMOS process flow.  
Material properties of NiSi films formed from new contact resistance reduction approach 
are examined in Section 5.2.  In particular, the susceptibility of Te to outdiffuse at elevated 
temperatures and its impact on electrical characteristics of the contact devices are examined.  
Section 5.3 details the key process steps used in the fabrication of the n-FinFETs with Silicon 
(Si) S/D used in this chapter.  The impact of the contact technology on transistor 
characteristics such as control of short channel effect (SCE), REXT, ballistic efficiency, and 
drive current performance are explored in Section 5.4.  Section 5.5 proposes an integration 
concept to achieve a cost effective contact resistance reduction solution.  Section 5.6 
summarizes the key results achieved in this technology demonstration. 
 
5.2 Material Characterization and Schottky-Barrier Analysis of Te-
Segregated NiSi Films 
Pre-silicidation high temperature anneal is normally required for S/D dopant 
activation.  Previously, Sulfur (S) segregated NiSi or PtSi contacts have shown promising 
results for ΦBn reduction on Si and Si:C [106]-[109],[130].  This section compares the effect 
of pre-silicidation high temperature anneal on the ΦBn of nickel silicide (NiSi) on either S or 
Te-implanted n-type Si.  Key characteristics of Te-segregated NiSi contacts  such  as  ΦBn, sheet 
resistance (RS) and phase analysis were investigated and discussed in detail.  The results 
established in this section will form the baseline silicidation process for the integration of Te-




5.2.1 Contact Test Structure Fabrication  
Two-terminal Schottky n-type Si contact devices (NiSi formed on n-Si) were 
fabricated to examine the Schottky diode leakage current.  Fabrication of the contact test 
structures began with the deposition of a 200 nm thick PECVD SiO2 on Si wafers.  This was 
followed by photolithography and dry etching to form square-shaped openings (Si active 
regions) in SiO2.  Next, Te+ implantation at a dose of 2 × 1014 cm-2 and an energy of 2.5 keV 
as well as S with a dose of 1 × 1014 cm-2 and an energy of 4.5 keV were introduced into the Si 
active regions on different wafers.  The implantation conditions for S and Te were chosen to 
be the same as those used in the experiments that have been successfully demonstrated in the 
preceding chapters.  The control test structures did not receive any Te+ or S+ implantation.  
Blanket n-type silicon wafers were also prepared, with and without Te or S implantation, for 
RS measurement, time-of-flight secondary-ion-mass spectrometry (TOF-SIMS) and X-Ray 
Diffraction (XRD) phase analysis studies.  To simulate the dopant activation condition 
typically used in transistor fabrication, a high temperature anneal at 1075 oC for 1 s was 
performed after Te or S incorporation.   
Next, blanket samples and contact devices underwent a HF:H2O [1:100] dip for 60 s 
for native oxide removal before loading into a sputter system with a base pressure of 1 × 10-7 
torr for immediate deposition of a ~10 nm layer of Ni.  The deposited metal film was 
annealed at 450 oC for 30 s in nitrogen ambient to form the NiSi S/D contacts.  Unreacted Ni 
was removed with a sulfuric acid-peroxide solution H2SO4:H2O2 [4:1] at a temperature of 120 
oC for 120 s.  Aluminum with a thickness of ~200 nm was deposited on the backside of the 
wafers as the second contact terminal for the Schottky junctions.  Electrical characterization 
in this work was performed by direct probing of the metal silicide contacts.    
 
5.2.2 S and Te Depth Profile after Elevated Temperature Annealing 
To investigate the distributions of S [Fig. 5.1(a)] and Te [Fig. 5.1(b)] in the Si region 
after high temperature anneal and prior to silicidation, TOF-SIMS operating in the positive  
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Fig. 5.1 (a) SIMS profile of S before and after a pre-silicided 1075 oC 1 s anneal.  Very serious 
outdiffusion of S or S dosage loss is observed after the anneal.  (b) SIMS profile of Te before and after 
a pre-silicided 1075 oC 1 s anneal.  Unlike S, much of the implanted Te is retained after the high 
temperature anneal. 
scan mode with cesium ions at 1 keV was utilized.  The as-implanted profiles of S and Te are 
also included as a reference.  Fig. 5.1(a) reveals that substantial diffusion of S atoms towards 
the Si surface sets in after annealing at 1075 oC for 1 s, leading to significant S dosage loss.  
In comparison, a much less drastic diffusion is observed for Te atoms under the same 
annealing condition [Fig. 5.1(b)].  Using the pre-exponential factor Do of 5.95 × 10-3 cm2/s 
and activation energy EA of 1.83 eV for S [131], the diffusivity and hence the diffusion length 
of S under high temperature anneal of 1075 oC for 1 s were determined to be ~8.6 × 10-10 
cm2/s and ~585 nm, respectively.  The diffusivity and the diffusion length of Te (the Do and 
EA of Te are 5 × 10-1 cm2/s and 3.34 eV, respectively [131]-[132]) were determined to be ~1.6 
× 10-13 cm2/s and ~8 nm, respectively.  The calculated results indicate that the diffusivity of S 
in Si is much higher than that of Te in Si by more than three orders of magnitude.  This 
concurs with the experimental observations in Figs. 5.1(a) and (b).   
One interesting point to note is the difference in diffusion behavior of S and Te in Si 
under high temperature anneal.  At elevated temperatures, S atoms tend to out-diffuse while 
Te atoms do not.  The observed phenomenon of S out-diffusion at high temperatures is 
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consistent with other reports [107],[133]-[134].  The difference in the diffusion mechanisms 
of S and Te in Si at high temperatures is unclear at this moment and further investigation is 
needed.  Nevertheless, the low diffusivity of Te and its tendency to stay within Si ensure that 
a high concentration of Te atoms is present near the topmost region of the deep S/D and near 
the vicinity of the silicide contact for SBH modulation even after high temperature annealing. 
 
5.2.3 Impact of Elevated Temperature Annealing on Electron Schottky Barrier 
Height of NiSi with S or Te Implantation 
Next, the impact of elevated temperature annealing on the effective ΦBn of Si contact 
devices with S or Te implantation is investigated.  Fig. 5.2 shows the room-temperature 
current-voltage (I-V) characteristics of S-implanted Schottky diodes with and without 1075 oC 
anneal.  S-implanted contact device without 1075 oC anneal forms a near ohmic contact, 
suggesting that a low effective ΦBn is achieved.  However, in the presence of a pre-silicided  
 



























With S+ Implant but
without 1075 oC Anneal
With S+ Implant and 
with 1075 oC Anneal
 
Fig. 5.2  Experimentally measured room temperature current-voltage (I-V) characteristics for S-
segregated NiSi/Si contacts with and without 1075 oC anneal.  Large reduction in the reverse current 
after high temperature anneal indicates the loss of effectiveness of S in SBH modulation upon high 
temperature annealing.   
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Fig. 5.3  Near-ohmic I-V characteristics for Te-segregated NiSi/Si contacts with and without 1075 oC 1 
s anneal showing that the effectiveness of Te to reduce SBH remains even with a pre-silicided high 
temperature anneal. 
high temperature (1075 oC) anneal, S-implanted contact device exhibits more than five fold 
reduction in the reverse current compared to one without 1075 oC anneal.  The lowering of the 
reverse   current   indicates   an   increase   in   the   effective   ΦB
n.  The effectiveness of S in SBH 
modulation upon high temperature annealing is reduced and this is attributed to the S dosage 
loss [refer to Fig. 5.1(a)].  In contrast, the I-V curves of Te-implanted contact devices with or 
without 1075 oC anneal remain comparable [Fig. 5.3], suggesting that the reduced effective 
ΦB
n
 due to Te is retained even after the high temperature anneal. 
Although both S and Te implantation and  segregation  can  reduce  the  effective  ΦBn, Te 
tends to be retained within Si and remains effective even after annealing at 1075 oC.  This 
allows Te to be introduced into the S/D regions of nFETs at the S/D implantation process 
step, thus simplifying the integration approach.  In subsequent sections, we will focus on the 
Te-implanted sample with 1075 oC 1 s anneal for further analysis and device integration.  The 
Te-implanted samples with 1075 oC 1 s anneal will hereafter be referred to as Te-segregated 
NiSi. 
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5.2.4 SIMS Analysis of NiSi film with Pre-Silicided Te+ Implantation and after 
Elevated Temperature Annealing 
0 15 30 45 60 75
Silicidation at 
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Fig. 5.4  Secondary Ion Mass Spectrometry (SIMS) profiles for NiSi/Si contacts showing Te 
distribution after silicidation.  The Ni silicidation was performed at 450 oC for 30 s.  Te segregates at 
the NiSi/Si interface.              
SIMS analysis of the silicided Te-implanted sample with 1075 oC anneal reveals a 
pronounced Te peak at the NiSi/Si interface [Fig. 5.4].  The location of the NiSi/Si interface is 
defined as the depth where the Ni intensity is reduced by 50 % from its peak.  The Te atoms 
at the NiSi/Si interface are likely to be ionized due to the band bending caused by the 
difference in workfunction between NiSi and Si.  The presence of ionized Te atoms at the 
NiSi/Si interface will result in narrowing of the tunneling barrier width which leads to the 
reduction  in  the  effective  ΦB
n. 
 
5.2.5 Impact of Te Implantation on Phase Formation and Sheet Resistance of NiSi 
films 
XRD phase analysis of the blanket Te-segregated  NiSi  film  with  a  2θ  interval  of  25o 
to 60o was performed [Fig. 5.5] to examine its material properties.  A control sample without 
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Te incorporation, which was subjected to presilicidation 1075 oC anneal, is also included as a 
reference.  Multiple peaks are present in the specta for NiSi films formed at 450 oC with and 
without Te implantation, indicating that the films are polycrystalline with a single nickel 
monosilicide phase.  The RS values for NiSi films with and without Te implantation are 
comparable [Fig. 5.6], suggesting that the addition of 2 × 1014 cm-2 dose of Te has negligible 
impact on the electrical properties of NiSi film formed. 



















































Fig. 5.5  XRD analysis of NiSi films with and without Te implantation, formed using a 450 oC 30 s 

























Fig. 5.6  Comparison of sheet resistance RS for NiSi films with and without Te implantation.  RS was 
determined using four-point probe measurement.  Te does not affect appreciably the values of RS.    
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5.3 Fabrication of N-FinFETs with Te-Segregated Contacts 
The key process steps used for the fabrication of FinFETs are summarized in Fig. 5.7 
(a).  <110>-oriented tri-gate n-FinFETs were fabricated on 200 mm silicon-on-insulator (SOI) 
wafer with (001) surface orientation.  The Si thickness (~60 nm) is also the fin height HFin.  
The buried silicon oxide (BOX) thickness is ~140 nm. After threshold voltage adjust 
implants, fins with width (WFin) down to ~50 nm were formed by photolithography, 
photoresist and silicon dioxide (SiO2) hardmask trimming, and etching.  After removal of the 
hardmask on the top of the fins, a 2.8 nm thick SiO2 gate dielectric was thermally grown,  
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Fig. 5.7  (a) Key process steps in the fabrication of n-channel tri-gate FinFETs with Te implantation 
and segregation at the NiSi/Si interface.  The Te implantation step was skipped for the control n-
FinFETs.  (b) After gate stack formation, Te+ implantation at a dose of 2 × 1014 cm-2 and energy of 2.5 
keV was performed after deep S/D dopant implantation.  This was followed by (c) S/D activation at 
1075 oC for 1 s.  ~10 nm of Ni film was deposited.  (d) Silicidation was carried out at 450 oC for 30 s, 
followed by removal of unreacted metal using diluted sulfuric acid-peroxide solution. 
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followed by deposition of a 100 nm thick undoped polycrystalline Si (poly-Si) using low-
pressure chemical vapor deposition (LPCVD).  The poly-Si gate was implanted with 
phosphorus (P) at an energy of 15 keV and a dose of 4 × 1015 cm-2 through a 10 nm thick 
sacrificial PECVD SiO2.  Activation of the P dopants was performed at 950 oC for 30 s.  The 
sacrificial PECVD SiO2 was removed and a 70 nm thick PECVD SiO2 (gate hardmask) was 
deposited on the poly-Si.  Gate lithography and etching were then performed.   
A 10 nm thick PECVD SiO2 spacer liner was deposited.  S/D extension implantation 
using arsenic at an energy of 15 keV and a dose of 6 × 1013 cm-2 was performed.  A ~40 nm 
thick silicon nitride (SiN) film was then deposited using LPCVD.  SiN spacers were formed 
using dry etch.  The gate hardmask was then removed by dilute HF.  At this point, the wafer 
was broken into two pieces.  One piece, which contains the control devices, was implanted 
with arsenic (As) at an energy of 15 keV and a dose of 2 × 1015 cm-2.  For the other piece, 15 
keV As implantation at a dose of 2 × 1015 cm-2 as well as Te implantation at an energy of 2.5 
keV and a dose of 2 × 1014 cm-2 was performed [Fig. 5.7(b)].  As the gate hardmask was 
removed, Te was also introduced into the poly-Si gate.  Source/drain dopant activation anneal 
was carried out at 1075 oC for 1 s [Fig. 5.7(c)] for all splits.  Next, silicidation was performed 
to form the contacts [Fig. 5.7(d)].   
Fig. 5.8(a) shows the top-view scanning electron microscopy (SEM) image (rotated 
and tilted) of a completed n-FinFET which underwent Te implantation and Ni silicidation.  
No evidence of agglomeration is observed for the NiSi film.  Fig. 5.8(b) shows the 
transmission electron microscopy (TEM) across the S/D pad with focused ion beam (FIB) cut 
along line A–A’,  as   illustrated   in  the  SEM  image  of  Fig.  5.8(a).  The NiSi thickness is ~20 
nm.  The high resolution TEM image [Fig. 5.8(c)] reveals a uniform and planar NiSi film, 
implying that Te does not degrade the silicide material quality.  The TEM image of the 
completed device with a physical gate length (LG) of ~85 nm and a spacer thickness of ~30 
nm is illustrated in Fig. 5.8(d).   
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Fig. 5.8  (a) Top-view SEM image of n-FinFET after NiSi contact formation.  (b) The focused ion 
beam (FIB) cut line is indicated by the line A – A’  in  (a).    TEM  image  of  the  S/D region reveals a NiSi 
film thickness of ~20 nm.  (c) High resolution TEM image of the S/D region shows a uniform and 
planar NiSi film.  (d) Cross-sectional TEM image showing n-FinFET with a gate length of ~85 nm.    
5.4 Device Characterization and Analysis  
In this section, the new contact resistance reduction approach was integrated into n-
FinFETs to evaluate the   feasibility   of   forming   low   effective   ΦBn contacts for device 
performance improvement.   
5.4.1 Impact of Te Implantation on SCEs 
Statistical device data were compared to evaluate the impact of the Te implantation 
on control of SCEs.  Fig. 5.9 compares the linear threshold voltage (Vt,lin) for n-FinFETs with 
and without Te implantation.  Note that, due to the relatively thick SiO2 gate dielectric (~2.8 
nm) and WFin of ~50 nm used in these devices, the SCE control is not fully optimized.  The 
variability of the Vt,lin for each LG is probably due to stochastic dopant variation.  The average 
Vt,lin across LG ranging from 70 nm to 120 nm for n-FinFETs with and without Te 
implantation are ~653 meV and ~703 meV, respectively.  A slight reduction in the Vt,lin is 
observed for n-FinFETs with Te-segregated NiSi contacts over control devices.   
To further verify the impact of Te implantation on the SCEs control, drain-induced barrier 
lowering (DIBL) as a function of LG for n-FinFETs with and without Te implantation are 
compared [Fig. 5.10].  In general, it can be observed that, for any given LG, n-FinFETs with 
Te-segregated NiSi contacts exhibit a slightly smaller DIBL compared to the control devices.   
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Fig. 5.9  Threshold voltage roll-offs for n-FinFETs with and without Te implantation are comparable.  
A slight reduction in threshold voltage is observed for n-FinFETs with Te implantation. 










   
 Control
 Te+ 21014 cm-2








Fig. 5.10  Plot of DIBL as a function of LG for n-FinFETs with and without Te+ implantation.  The 
fitted trend lines serve as visual guide to show that DIBL is improved with the contact resistance 
reduction approach. 
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The slight improvements in DIBL for n-FinFETs with Te-segregated NiSi contacts 
may be due to a shallower S/D junction depth and/or an enhanced gate electrostatic control.  
To understand the underlying reason for the improvement in DIBL for n-FinFETs with Te-
segregated NiSi contacts, SIMS analysis of the dopant (i.e. As) distribution within the S/D 
regions of n-FinFETs was performed [Fig. 5.11].  Comparable As distribution (and hence 
junction depth) of n-FinFETs with and without Te implantation indicates that the shallow Te 
implantation has no substantial influence on the diffusivity of As within the S/D regions 
during S/D activation.  
Fig. 5.12(a) compares the distributions of P and As within the poly-Si gate regions of 
n-FinFETs with and without Te implantation.  Similar P and As distributions within the poly-
Si gate of n-FinFETs implies that the incorporation of Te into the poly-Si gate has minor 
impact on the diffusivity of P and As.  Fig. 5.12(b) shows the Te distribution within the poly-
Si gate after S/D activation, indicating diffusion of Te towards the poly-Si/SiO2 interface 
during S/D activation.  A sharp drop in Te signal beyond the poly-Si/SiO2 interface suggests 
that Te may not have diffused beyond the poly-Si/SiO2 interface.   
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Fig. 5.11  SIMS analyses of the dopants profiles in the S/D regions reveals minor influence of the 
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Fig. 5.12  SIMS analyses of the dopants profiles in the (a) gate regions reveals negligible influence of 
the shallow Te implantation on their diffusivities during annealing.  (b) SIMS analysis of the Te profile 
in the gate region showing the diffusion of Te towards poly-Si/SiO2 interface.  Diffusion of Te is likely 
to occur along the poly-Si grain boundaries.       
The presence of Te within the poly-Si gate may have improved the local doping of 
the poly-Si gate and hence reduced the poly depletion effect.  The poly-depletion width 
(WDpoly) is a function of the maximum electric field ( ) across the oxide and the doping 
concentration (Npoly) near the poly-Si/SiO2 interface and can be estimated using WDpoly =  (εox 
ξ)/(qNpoly)  where  εox is the dielectric constant of SiO2 and q is the electronic charge.  Taking a 
voltage drop of 1 V across the oxide, a Npoly of 1 × 1020 cm-3 and an assumption of complete 
ionization of Te near the poly-Si/SiO2 interface (i.e. 1 × 1018 cm-3), the difference in WDpoly for 
n-FinFETs with and without Te implantation is   only   ~0.1   Ǻ.      The   reduction   in   WDpoly is 
insignificant compared to the physical gate oxide of ~2.8 nm.
   
 
However, it is important to note that the above estimation is based on the two-
dimensional SIMS analysis of the dopant and Te concentrations in the poly-Si gate pad 
structure.  Such doping profiling technique may not be accurate in obtaining the dopant 
concentration within the poly-Si gate of a FinFET which surrounds the channel.  We 
speculate that there could be non-uniform doping between the top and the side poly-Si gates.  
The doping concentration of the side gates could be lower compared to that at the top gate of 
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the FinFET.  Hence, the presence of Te within the poly-Si side gates may have improved the 
local doping and hence reduced the poly depletion effect at the poly-Si side gates.  A reduced 
poly depletion effect (i.e. enhanced gate electrostatic control) for n-FinFETs with Te 
implantation could a plausible reason for the improvements in DIBL observed in this work.  
Having said that, further analysis will be required to verify the postulation.     
 
5.4.2 Impact of the Contact Resistance Reduction Approach on Device Performance 
Fig. 5.13(a) shows the IDS-VGS plot of a pair of n-FinFETs with and without Te 
implantation.  The devices have a LG of ~80 nm and a WFin value of ~50 nm.  IDS enhancement 
is observed in both linear and saturation regions.  The IDS-VDS family of curves for the same 
pair of n-FinFETs with and without Te implantation, measured at gate overdrives (VGS – Vt,sat) 
of 0 to 1.2 V in steps of 0.2 V are shown in Fig. 5.13(b).  The n-FinFET with Te-segregated 
NiSi contacts exhibits substantial IDsat enhancement over control n-FinFET without Te 
implantation.    
To evaluate the impact of Te-segregated NiSi contacts on the drain, off-state leakage 
current (IOff) versus IDsat [Fig. 5.14] is compared.  Each data set (with and without Te 
implantation) comprises 30 to 40 devices with LG ranging from 60 to 120 nm.  At a fixed IOff 
of 100 nA/μm, devices with Te-segregated NiSi contacts exhibit ~30% enhancement in IDsat.  
N-FinFETs with smaller LG have larger IOff and drive currents.  It is noted that, at a fixed IOff, 
the IDsat enhancements for n-FinFETs with Te-segregated NiSi contacts over control n-
FinFETs increase with decreasing LG.  The higher enhancement observed at smaller LG is 
attributed to the larger contribution of REXT to the total resistance (RTotal) between the source 
and drain of the transistor [43].   
The REXT of n-FinFETs with and without Te implantation were extracted using the 
total resistance and extrapolation method reported in Ref. [54] [Fig. 5.15(a)].  Fig. 5.15(b) 
summarizes the mean value of the REXT extracted for n-FinFETs with and without Te 
implantation.  The data is extracted from devices with LG ranging from 70 nm to 100 nm.  The 
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mean REXT of n-FinFETs with Te implantation (~620  Ω·μm)  is lower than that of the control 
devices without Te implantation (~1060 Ω·μm),  giving  a  reduction  of  REXT by ~40 %.  The 
reduction of REXT for n-FinFETs with Te implantation can be attributed to the drop in 
effective  ΦB
n for Te-segregated NiSi contacts.  The reduction in effective ΦBn decreases the 
interfacial contact resistivity (ρc) at the NiSi/Si interface and hence RC, which is a major 
component in REXT [55].          
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Fig. 5.13  (a) IDS-VGS characteristics of a pair of n-FinFETs with 2 × 1014 cm-2 Te+ implantation and 
without Te+ implantation.  (b) IDS-VDS characteristics of the same pair of n-FinFETs showing 
substantial drive current enhancement for n-FinFETs with Te-segregated NiSi contacts over control n-
FinFETs. 
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Fig. 5.14  At IOff of 100 nA/μm, n-FinFETs with Te-segregated NiSi contacts have ~30 % IDsat 
enhancement over control n-FinFETs with NiSi contacts.   The best-fit lines to the data points are 
drawn using solid lines. 
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Fig. 5.15  (a) Total resistance against gate overdrive.  S/D series resistance estimation using a first-
order exponential curve fitting of the data points shows the REXT of n-FinFET with Te-implantation is 
lower than that of the control device.  (b) Extracted REXT of n-FinFETs with and without Te 















































Fig. 5.16  Experimental procedure for the extraction of carrier backscattering coefficient rsat and 
ballistic efficiency Bsat based on a temperature dependent channel backscattering model. 
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The channel backscattering coefficient (rsat) and the ballistic efficiency (Bsat) of n-
FinFETs with and without Te implantation are investigated next.  The rsat is the ratio of carrier 
flux that backscatters from the transistor channel and re-enters the source to the total flux that 
is injected from the source.  Bsat is the fraction of carriers that is injected from the source and 
into the transistor channel without encountering any backscattering event.  This steady-state 
flux contributes to the drain current of the transistor [135]-[139].  The rsat and Bsat extraction 
methodology is based on the temperature dependent channel backscattering model presented 
in Ref. [135].  Fig. 5.16 explains the measurement procedure and analytical expressions 
employed in the extraction of the carrier transport characteristics.  The carrier transport 
parameters (i.e. rsat and Bsat) can be obtained from the near-equilibrium mean-free  path  λo and 
the critical distance lo over which the potential drops by kBT from the peak of the conduction 
band barrier at the source under a given biasing condition [135]-[137].  The ratio of  λo/lo is 
calculated using 2))]/([5.04( ,  TVVl sattGSoo  , where Vt,sat is the saturation 
threshold   voltage,   η   and   α   account   for   the   temperature   dependence   of   Vt,sat and IDsat, 
respectively.  The effect of REXT is  included  in  the  calculation  of  the  ratio  of  λo/lo by replacing 
the VGS in   the   λo/lo equation with VG’ – 0.5IDsatREXT where VG’ is the applied gate voltage.  
From   the   extracted  λo/lo, the rsat and Bsat can be obtained by using )1(1 00 lrsat   and 
)1()1( satsatsat rrB  . 
Fig. 5.17(a) compares the λo/lo ratio of n-FinFETs with and without Te+ implantation.  
N-FinFETs with Te implantation has  a  higher  λo/lo ratio than control n-FinFETs without Te 
implantation.    The  improvement  in  λo/lo ratio for n-FinFETs with Te implantation contributed 
to a reduction in rsat for n-FinFETs with Te implantation over control devices [Fig. 5.17(b)].  
As rsat is the probability for carriers to be backscattered towards the source upon interaction in 
the channel [138], these results lead to the conclusion that carriers for n-FinFETs with Te 
implantation experience less carrier scattering compared to control n-FinFETs.  A plausible 
reason for the reduction in rsat is due to improved gate electrostatic control.  However, further 
investigations are needed to elucidate this relation in detail.  A lower rsat results in a slightly 
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higher Bsat [Fig. 5.18].  A slight ~6% improvement of Bsat is observed for n-FinFETs with Te 
implantation over control n-FinFETs.  Given that IDsat is linearly proportional to Bsat [139], an 
enhancement in the Bsat for n-FinFETs with Te implantation over control n-FinFETs will lead 

































































Fig. 5.17  (a)   The   ratio   of   λo/lo and (b) rsat for n-FinFETs with and without Te implantation are 
compared.  N-FinFETs with Te implantation have higher λ0/l0 ratio than control devices.  Improvement 
in λ0/l0 ratio for n-FinFETs with Te-implantation contributed to an increase in rsat for n-FinFETs with 


















LG = 70 nm
  With Te+Control  
Fig. 5.18  Bsat is higher in n-FinFETs with Te-segregated NiSi contacts than in control n-FinFETs with 
NiSi contacts.  The improvement in Bsat is probably caused by the enhancement in gate electrostatic 
control for n-FinFETs with Te implantation.     
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5.5 Integration Concept and Flow  
Based on the above observations, an integration concept to achieve a cost effective contact 
resistance reduction solution is presented in this section.  Fig. 5.19(a) shows the process flow 
of the proposed concept.  For comparison, a conventional CMOS process flow and the 
integration process flow proposed in Chapter 4 are shown in Fig. 5.19(b) and (c), respectively.  
Due to the low diffusivity of Te and its tendency to stay within Si at high temperature anneal, 
Te can be introduced into the S/D regions of nFETs at the S/D implantation process step.  As 
such, no additional masking step will be required to block out the Te implantation from the 
pFETs.  A low workfunction metal may be used for silicide contact to achieve concurrent 
tuning of SBH in a CMOS process with a single contact metal silicide.                     
 
5.6 Summary  
A novel contact resistance reduction technology employing Te+ co-implantation with 
S/D dopants for lowering the effective  ΦBn (and hence RC) of n-FinFETs was demonstrated.  
The presented data demonstrates that the contact resistance reduction approach results in REXT 
reduction. When integrated in a process flow where Te is also introduced into the poly-Si 
gate, improvement in gate electrostatic control is achieved, leading to an enhancement in Bsat.  
The improvement in ballistic efficiency Bsat and reduction in REXT leads to IDsat enhancement 
of ~30 %.  The contact technology offers a simple process integration option and is a 
promising silicide contact engineering alternative for CMOS performance in future 
technology generations.  Further works to provide insight into the process optimization would 
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Fig. 5.19 (a) Process flow of proposed integration scheme.  (b) Conventional CMOS process flow.  (c) Proposed integration scheme in Chapter 4.  No additional masking 




Contact Resistance Reduction with Aluminum 




High contact resistance RC has been identified as one of the challenges for achieving 
continual improvement of speed or drive current performance in the scaling of field-effect 
transistor (FET) technology [3],[54]-[55].  Nickel silicide (NiSi) is the current salicide 
material used in mainstream complementary metal-oxide-semicoductor (CMOS) industry.  
Chapters 3 and 5 discussed ways to reduce the effective electron Schottky barrier height 
(SBH) of NiSi through exploration of segregation of impurities (i.e. Sulfur and Tellurium) at 
the NiSi/Si interface.  To reduce the effective hole SBH (ΦBp) and hence the RC of pFETs, the 
use of Aluminum (Al) implantation and segregation at the NiSi/Si interface has been reported 
[140]-[142].  In this chapter, we demonstrate two distinct techniques to engineer the Al profile 
in the NiSi contacts.  Depending on the distribution of Al across the NiSi/Si interface, the 
SBH of the NiSi can be adjusted either towards the conduction or valence band-edge.   
This chapter is divided into two main parts.  In the first part, we investigate the tuning 
of SBH of NiSi formed by pulsed excimer laser anneal (PLA) of nickel on silicon implanted 
with Al.  By adjusting the laser fluence, the distribution of Al within the silicide and at the 
silicide/silicon interface can be controlled.  This in turn affects the effective SBH at the 
silicide/silicon junction.  In the second part, we discuss the use of Carbon (C) to engineer the 
Al profile in the NiSi contacts.  Integration of this novel contact technique in nFETs with 
silicon-carbon (Si:C) source/drain (S/D) was demonstrated and its impact on transistor 
characteristics is explored in detail. 
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6.2 Schottky Barrier Height Tuning of Silicides by Aluminum Implantation 
and Pulsed Excimer Laser Anneal 
As highlighted in the preceding chapters, much research efforts have been devoted to 
reducing the SBH through use of novel silicide materials [73],[143]-[145], as well as 
segregation of dopants [67]-[68] or impurities [106]-[111],[146]-[147] at the NiSi/Si 
interface.  In the aforementioned work as well as work presented in the preceding chapters, 
the metal silicides were formed by conventional rapid thermal anneal (RTA).  With scaling of 
device geometry into the nanoscale regime, the integration of NiSi in CMOS devices with 
aggressively scaled ultra shallow junction faces reliability issues [148]-[149].  Diffusion of Ni 
atoms to the drain-channel p-n junction to form generation-recombination centers [150]-
[151], and silicide piping in the p-n junction under the gate caused by phase transition from 
NiSi to nickel disilicide (NiSi2) [152]-[154] can result in an increase in drain leakage current.  
Hence, the formation of metal silicides with low thermal budget which can overcome these 
scaling issues and at the same time reduce contact resistance is of utmost importance. 
Recently, there has been renewed interest in using laser annealing (LA) as an 
alternative to conventional RTA for silicide formation [155]-[156].  The duration of a laser 
pulse can be as short as several tens of nanoseconds, so that the total thermal budget incurred 
during LA is low.  Irradiation of a metal film on silicon with laser forms a metal silicide at 
low thermal budget.  This can help to suppress nickel diffusion and nickel silicide 
agglomeration [155]-[157].  While silicide formation using LA [155]-[164] has been 
experimentally demonstrated, little, if any, experimental work has been done to understand 
SBH modulation at the silicide/silicon interface with dopant incorporation for silicides formed 
by LA. 
In this work, we present a systematic investigation of Al distribution after Ni 
silicidation with a PLA.  Here, we focus on the dependence of the Al profile within the NiSi 
and  at  the  NiSi/Si  interface  on  the  pulsed  laser  fluences  and  its  impact  on  ΦB
p modulation.   
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6.2.1 Contact Test Structure Fabrication  
Two-terminal Schottky p-type Si contact devices were fabricated to examine the 
Schottky diode leakage current.  Wet thermal oxidation was performed on p-type Si (100) 
wafers (4 – 8  Ω  cm)  to  form  a  200  mm  thick silicon dioxide (SiO2).  This was followed by 
photolithography and dry etching to form Si active regions.  Next, Al ion implantation with 
doses ranging from 5 × 1013 cm-2 to 1016 cm-2 was carried out at 1.5 keV.  The projected Al 
ion range and straggle are estimated to be ~5.0 nm and ~2.6 nm, respectively, using 
simulation [165].  Prior to nickel (Ni) deposition, all samples underwent a standard cleaning 
step consisting of a 120 s hydrofluoric acid solution HF:H2O [1:100] dip for native oxide 
removal.  After which, the samples were loaded into a sputter system with a base pressure of 
1 × 10-7 torr for immediate deposition of a ~7 nm Ni prior to PLA for silicide formation [Fig. 
6.1].  Laser annealing was carried out using a 248 nm KrF excimer laser with full-width half-
maximum pulse duration of 23 ns in nitrogen (N2) ambient.  The laser anneal employed a 
single pulse of homogenized laser beam irradiating a 2 × 2 mm2 area in each exposure with 
fluences ranging from 200 mJ/cm2 to 700 mJ/cm2.  The laser beam exposure was stepped to 
cover the whole sample with an overlap of 2.5 % between each step.  Excess Ni was 
selectively removed with a sulphuric acid-peroxide solution H2SO4:H2O2 [4:1] at a 
temperature of 120 oC for 120 s.  Finally, aluminum was deposited on the back of the samples 











Fig. 6.1  Schematics illustrating the process flow used for fabricating contact structures with NiSi on p-
type Si.  The contact structures received Al implantation prior to nickel silicidation.  Nickel silicidation 
was   performed   in   the   100   μm   ×   100   μm   square-shaped active regions defined by the SiO2 using a 
Pulsed Laser Anneal (PLA). 
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6.2.2 SBH Modulation with Al implantation and Laser-Anneal for Silicide 
Formation 
Transmission electron microscopy (TEM) images of different samples after 
silicidation with PLA are shown in Figs. 6.2(a)-(d).  In Figs. 6.2(a)-(d), Al dose of 1 × 1016 
cm-2 was implanted at 1.5 keV into each sample prior to Ni deposition and silicidation.  It 
should be noted that the Al-implanted region was amorphized to a depth of ~6 nm.  With a 
laser fluence of 100 mJ/cm2, a ~3 nm thick nickel silicide was formed and an underlying 
amorphous region could still be visible [Fig. 6.2(a)].  With the increase in laser fluence, the 
nickel silicidation covers a greater depth and a thicker NiSi is formed.  At 200 mJ/cm2, a ~11 
nm thick nickel silicide is formed, completely consuming the amorphized region due to the Al 
implantation.  High resolution TEM images also reveal an atomically flat and sharp silicide/Si 
interface for samples irradiated with laser fluences of 200 mJ/cm2 and above.   
 
Fig. 6.2  TEM images of NiSi formed after PLA of (a) 100 mJ/cm2, (b) 200 mJ/cm2, (c) 300 mJ/cm2 
and (d) 600 mJ/cm2 reveal atomically flat NiSi/Si interface.  The thickness of silicide formed with 
pulsed laser anneal increases with increasing laser fluence. 
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From the TEM images, no Al spiking is observed after silicidation [166] even though 
a high Al dose was introduced into the samples.  Energy dispersive x-ray (EDX) analysis of 
the sample irradiated with a laser fluence of 300 mJ/cm2 shows a Ni-rich nickel silicide layer 
[Fig. 6.2(c)].  The fast heating and quenching of the film in nanoseconds during the laser 
anneal prevents the redistribution of the atoms within the heated region, hence resulting in a 
graded Ni-rich profile within the silicide [164].     
To  investigate  the  impact  of  Al  incorporation  and  PLA  on  ΦB
p of the nickel silicide 
formed, current-voltage (I-V) curves of Schottky diodes with Al ion implantation (1 × 1016 
cm-2 at 1.5 keV) and silicided with different laser fluences were measured [Fig. 6.3].  The I-V 
plot of the sample with no Al ion implantation and silicided using RTA at 450C 30 s is also 
included as a reference.  With increase in laser fluence, the reverse current increases, 
indicating  a  reduction  in  ΦB
p.   
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Fig. 6.3  I-V characteristics of nickel silicide contact structures formed by Pulsed Laser Annealing of 
Al-implanted p-type Si.  Various laser fluences ranging from 200 to 700 mJ/cm2 were used.  A 
reference sample which received no Al implantation and which was nickel-silicided using RTA at 
450C 30 s is also included for comparison.  For nickel silicides formed by laser anneal, the I-V curves 
show less rectifying characteristics with increasing laser fluence. 
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To evaluate the degree of rectification in the I-V characteristics, a rectification ratio Rr 
is used.  Rr is defined as the ratio of the forward current taken at a forward voltage of -1 V to 
the reverse current taken at a reverse voltage of 1 V.  A Rr that is close to 1 indicates an 
Ohmic contact or a lower ΦBp while  a  higher  ΦBp leads to a higher Rr.  The Rr for the reference 
sample is ~32.  With a laser fluence of 200 mJ/cm2, the Al-implanted nickel silicide contact 
formed on p-Si is highly rectifying with Rr of ~4.24 × 103.  With a laser fluence of 700 
mJ/cm2, the Al-implanted nickel silicide contact formed on p-Si has an I-V characteristics 
approaching that of an Ohmic contact with Rr of ~1. 
As the I-V behaviour of samples annealed at laser fluences of 300 mJ/cm2 and below 
are different from those annealed at laser fluences above 300 mJ/cm2, the results will be 
discussed separately in the subsequent sections.  In the following discussion, laser fluences at 
300 mJ/cm2 and below will be categorized as low energy laser fluence and laser fluences 
above 300 mJ/cm2 will be categorized as high energy laser fluence.   
 
6.2.2.1 SBH Modulation with Al Implantation and Silicidation using High Laser Fluence  
Two important observations have been made so far in comparison to the reference 
NiSi/p-Si sample: (1) silicidation of Al-implanted sample using high laser fluence results in 
an increase in the reverse bias hole  current,  indicating  a  decrease  in  ΦBp and (2) reducing the 
laser fluence to below 300 mJ/cm2 results in a more rectifying I-V behavior, indicating an 
increase   in   ΦB
p.  In this section, we will discuss the physical mechanism behind the first 
observation. 
     
6.2.2.1.1 SIMS analysis of pre-silicided Al+ implanted silicide films formed using 
high laser fluence 
To understand the distribution of the Al in the samples after PLA, time-of-flight 
secondary-ion-mass spectrometry (TOF-SIMS) analysis of samples irradiated with laser 
fluences of 500 mJ/cm2 and 700 mJ/cm2 was carried out [Fig. 6.4].  SIMS analysis reveals the  
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Fig. 6.4  TOF-SIMS profiles of Al after Ni deposition and silicidation at a laser fluence of 500 mJ/cm2 
and 700 mJ/cm2.  Al segregation near the interface between nickel silicide and Si could be observed. 
segregation of Al near the silicide/Si interface for samples annealed at laser fluences of 500 
mJ/cm2 and 700 mJ/cm2.  Simulation of Laser Interaction with Material (SLIM) was carried 
out to estimate the maximum temperature experienced by the samples during laser irradiation 
[165].  The simulation predicts that the temperatures of the samples irradiated with 500 
mJ/cm2 and 700 mJ/cm2 could be as high as ~1750 K and ~1820 K, respectively.  Using the 
pre-exponential factor Do of 4.73 cm2/s and activation energy EA of 3.35 eV [166]-[167], the 
diffusion lengths of Al under the PLA with laser fluences of 500 mJ/cm2 and 700 mJ/cm2 
were calculated to be ~0.1 nm and ~0.15 nm respectively, suggesting that solid state diffusion 
cannot be used to fully explain the large distance traveled by Al atoms for such a short 
annealing duration.  As the melting temperatures of Ni and crystalline Si are 1728 K and 1685 
K, respectively [131], and amorphous silicon has a melting temperature of approximately 300 
K lower than crystalline silicon [168], it is likely that PLA with laser fluence of 500 mJ/cm2 
and 700 mJ/cm2 could have caused complete melting of the Ni film as well as the underlying 
Al-implanted Si region.  In a melt phase, the diffusion coefficient of an atom can reach five to 
eight orders in magnitude higher than that in solid [169], thus allowing the Al atoms to 
redistribute over a larger distance.   
122 
6.2.2.1.2 Morphology of pre-silicided Al+ implanted silicide films formed using high 
laser fluence 
It is well reported that silicide films tend to nucleate and form island to minimize the 
surface, grain-boundary and interface energy when high temperature is used in conventional 
RTA for silicide formation [170].  In addition, agglomeration is likely to occur at a lower 
temperature with reduced films thicknesses as its occurrence is highly dependent on the ratio 
of the silicide grain size to the as-deposited film thickness [57],[171].  Despite the high 
temperature used during the formation of the silicide, no agglomeration is observed for 
silicides formed using PLA [Fig. 6.5].  It is believed that the fast heating and quenching of the 
film in nanoseconds does not leave sufficient time for agglomeration to happen.  
 
 
Fig. 6.5  TEM images of NiSi formed after PLA of (a) 500 mJ/cm2 and (b) 600 mJ/cm2 reveal 
atomically flat NiSi/Si interface.  No agglomeration is observed despite the use of high temperature 







6.2.2.1.3 SBH of pre-silicided Al+ implanted silicide films formed using high laser 
fluence 
The SBH of pre-silicided Al implanted silicide films formed at 500 mJ/cm2 and 700 
mJ/cm2 are extracted next.  Characterization of the activation energy [172] associated with 
carrier transport across the contact was carried out by varying the measurement temperature 
from   180  K   to   280  K.     This  would  measure   the   small  ΦB
p for diodes irradiated with laser 
fluences above 300 mJ/cm2.  Arrhenius plots with different forward voltages and linear fitting 
for various curves in the low temperature regime [see Fig. 6.6] are  used  to  extract  the  ΦBp for 
samples annealed at the laser fluence of 500 mJ/cm2 [Fig. 6.6(a)] and 700 mJ/cm2 [Fig. 
6.6(b)].  For sample irradiated with 500 mJ/cm2 and 700 mJ/cm2, the   average   ΦBp values 
extracted are ~0.15 eV and ~0.11 eV, respectively.  First principles calculations for NiSi/Si 
interface showed that the most stable configuration (lowest energy state) of certain ion-
implanted species is at the substitutional site in the Si lattice in the first few monolayers from 
the silicide/Si interface after thermal annealing [172].  The Al atoms may also  
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Fig. 6.6  Measurements for extraction  of  ΦBp of NiSi on p-Si.  The slope of the linear fit of the curves 
in  the  low  temperature  regime  is  used  to  extract  the  ΦB
p for samples irradiated at laser fluence of (a) 
500 mJ/cm2 and (b) 700 mJ/cm2.  The p-Si samples were implanted with an Al dose of 1016 cm-2 at 1.5 
keV.   
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reside at the subsitutional sites in Si near the silicide/Si interface, allowing them to behave as 
acceptors in Si.  In addition, recognizing that PLA is an non-equilibrium process, the rapid 
melt resolidification rate could incorporate Al atoms at substitutional sites in concentrations 
that greatly exceed their maximum solid solubility [173]-[174].  Al doping is known to create 
an acceptor-type trap level at 0.067 eV near the valence band in the silicon bandgap [57].  The 
Al trap states at the interface is expected to become fully ionized (negatively charged) due to 
the band bending caused by the workfunction difference between the metal silicide and Si.  
As a result, the charged Al atoms at the interface will introduce an electric dipole at the 
NiSi/Si interface, causing an increase in band bending of the silicon valence band and a 
decrease in the barrier depletion width [Fig. 6.7].  The narrowing of the barrier depletion 
width  will  lead  to  the  lowering  of  effective  ΦB
p.   
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segregation  
Fig. 6.7  The presence of negatively charged Al on the Si side of the silicide/Si interface could result in 
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Fig. 6.8  ΦBp as a function of integrated interfacial dose of Al.  Integrated interface dose of Al is 
extracted by integrating the Al concentration profiles in the Si region within 5 nm from the silicide/Si 
interface.     
Figure 6.8 plots  the  extracted  ΦBp as a function of the integrated interface dose of Al 
for samples annealed at laser fluence of 500 mJ/cm2 and 700 mJ/cm2.  The integrated 
interfacial dose of Al is defined to be the dose of Al in the Si region within 5 nm from the 
silicide/Si interface.  It is interesting to note that while the sample irradiated at the laser 
fluence of 700 mJ/cm2 has a lower integrated interface Al dose compared to the sample 
irradiated at the laser fluence of 500 mJ/cm2, a lower   ΦBp is extracted.  The higher laser 
fluence (and hence higher annealing temperature) could have resulted in improved activation 






6.2.2.2 SBH Modulation with Al Implantation and Silicidation using Low Laser Fluence  
6.2.2.2.1 SIMS analysis of pre-silicided Al+ implanted silicide films formed using 
low laser fluence 
Samples irradiated with laser fluences below 300 mJ/cm2 are analyized next.  To 
investigate the decrease in reverse bias hole current (increase   in  ΦBp) with Al incorporation 
and silicidation at low laser fluence, the depth profile of Al in NiSi/p-Si is examined using the 
TOF-SIMS for the sample irradiated with laser fluence of 200 mJ/cm2 [Fig. 6.9].  The SIMS 
analysis reveals a high concentration of Al within the bulk of the silicide [Fig. 6.9].  Fig. 6.9 
shows that Al concentration within the silicide for samples annealed at laser fluence of 200 
mJ/cm2 is much higher when compared to the samples irradiated at 500 mJ/cm2 and 700 
mJ/cm2 [see Fig. 6.4].  In addition, Al atoms for the sample annealed at 200 mJ/cm2 
experience much less diffusion compared to samples irradiated at 500 mJ/cm2 or 700 mJ/cm2.  
The maximum temperature generated in the sample irradiated at 200 mJ/cm2 is estimated to 
be ~890 K by SLIM simulation.  By comparing these phenomena, we believe that when the 
sample is subjected to laser annealing with temperatures below its melting threshold, 
interdiffusion of elements at the Ni and Si interface occurs through a solid state reaction.     




















 As-implanted Al profile
 Al profile after silicidation
           with laser fluence of 
           200 mJ/cm2 
NiSi Region 
 
Fig. 6.9  TOF-SIMS profile of Al after Ni deposition and silicidation at laser fluence of 200 mJ/cm2, as 
well as the as-implanted Al profile (in silicon).   
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6.2.2.2.2 SBH of pre-silicided Al+ implanted silicide films formed using low laser 
fluence 
Further investigation is carried out by comparing the I-V curves of Schottky diodes 
with different Al implantation doses and silicided using a fixed laser fluence of 200 mJ/cm2 
[Fig. 6.10].  The reverse bias hole current reduces with an increase in Al implantation dose.  
Taking series resistance and non-ideality  factor  into  consideration,  the  ΦBp extracted from the 
I-V curves are summarized in Fig. 6.11.     The  ΦBp values are determined by fitting the I-V 
characteristics of the Schottky diode using: 
                          








B ,                 (6.1) 
where A* is the Richardson constant for thermionic emission, A is the diode area, T is the 
temperature, q is the electronic charge, kB is   the  Boltzmann’s  constant,  n is the non-ideality 
factor and R is the series resistance.  The n and R are determined using [175] 









,                                    (6.2) 
where Vf and If are the forward voltage and current, respectively.  It is observed that  
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Fig. 6.10  I-V characteristics of samples with various Al doses ranging from 0 to 1016 cm-2 and silicided 
at a fixed laser fluence of 200 mJ/cm2.  The rectifying I-V behavior of NiSi increases with aluminum 











Laser Fluence: 200 mJ/cm2












Fig. 6.11  Comparison of the average ΦBp as a function of Al implantation dose.  For each split, 5 
samples were measured. 
increasing   the   Al   dose   increases   the   ΦB
p of NiSi from ~0.46 eV for sample without Al 
implantation to ~0.59 eV for sample with 1016 cm-2 dose of Al implantation.  This represents a 
28  %  increase  in  ΦB
p [Fig. 6.11].   
One point to note is that the instantaneous temperature during laser irradiation at low 
laser fluence may result in little or less Al activation at the silicide/Si interface compared to 
those annealed at high laser fluences [discussed in the Section 6.2.2.1].  This implies that the 
impact of the Al at the silicide/Si interface on SBH reduction for samples annealed at 200 
mJ/cm2 may be much less in comparison to samples anneal at 400 mJ/cm2 and higher.  The 
increase of the   ΦBp with the amount of Al incorporation suggests that the presence of Al 
within  the  silicides  is  likely  to  be  responsible  for  the  increase  in  ΦB
p.   
The  observed  phenomenon  of  ΦB
p tuning with Al incorporation within the silicides is 
consistent with other reported literatures where Al is introduced into the metal silicide either 
by co-sputtering [73] or ion implantation [140]-[142].  The underlying physics is believed to 
be due to the incorporation of Al which has a lower workfunction compared to NiSi, resulting 
in a reduction in the intrinsic workfunction of NiSi [73], as illustrated in Fig. 6.12.  Assuming 
that the sum of hole and electron SBH is equal to the bandgap of Si, the movement of the 



















Fig. 6.12  Schematic depicting the energy-band diagram of NiSi/Si junctions with and without Al 
incorporation.  Presence of Al within metal silicide is believed to have tuned the intrinsic workfunction 
of  the  metal  silicide,  leading  to  an  increase  in  ΦB
p.       
incorporation  will   result   in  an   increase   in  ΦB
p and a decrease in electron SBH.  It has been 
suggested that the introduction of hydrogen during metal sputtering may passivate defects 
localized at the metal-semiconductor interface, and hence influencing the SBH [176].  
However, it should be noted that the samples in this work were subjected to subsequent high 
temperature annealing during silicidation, which is likely to remove any hydrogen introduced 
during sputtering [176]-[177].  In addition, the change in SBH (observed in this work) with 




In Section 6.2, we have investigated the modulation of the SBH of silicides by Al 
implantation and pulsed laser anneal.  Findings show that by adjusting the laser fluence, the 
distribution of Al within the silicide and at the silicide/silicon interface can be controlled.  
This in turn affects the effective SBH at the silicide/silicon junction.  The results indicate that 
Al implantation and pulsed laser anneal could be applied to form metal contacts with reduced 
contact resistance for future technology generations.       
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6.3 Aluminum Profile Engineering in NiSi Contacts with Carbon for SBH 
Modulation 
In Section 6.2, we have investigated tuning of the SBH of silicides by Al ion 
implantation and pulsed laser anneal.  Findings show that the distribution of Al across the 
silicide/silicon interface affects the SBH modulation at the silicide/silicon interface junction.  
In this section, we will demonstrate a new contact technology that uses carbon (C) to control 
or engineer the Al profile with the NiSi.  Different from the previous section, the silicide in 
this section was formed using conventional RTA.  Evaluation of integrating the new contact 
technique on strained n-channel field effect transistors (nFETs) with silicon-carbon (Si:C) 
source/drain (S/D) was also carried out.  The impact of the contact technology on the key 
performance attributes of the nFETs with Si:C S/D are explored in detail.       
 
6.3.1 Contact Test Structure Fabrication  
Two-terminal Schottky p-type Si contact devices (NiSi formed on p-Si) were 
fabricated to examine the Schottky diode leakage current.  Fabrication of the contact test 
structures follows the same process flow as describe in Section 6.2.1.  To investigate the 
impact of Al and C implants on the SBH of the NiSi contacts, different experimental splits 
were carried out, as summarized in Table 6.1.  A shallow germanium (Ge) pre-amorphization 
implantation (PAI) at dose of 5 × 1014 cm-2 and an energy of 5 keV was first carried out for 
Table 6.1  An overview of experimental splits for material study.   
Sample 
Ge+ Implant  
5.0 × 1014 (cm-2) 
5 keV 
C+ Implant  
2.0 × 1015 (cm-2) 
3 keV 
Al+ Implant  
1.0 × 1015 (cm-2) 
2 keV 
A - - - 
B Yes - - 
C Yes Yes - 
D Yes Yes Yes 
E - - Yes 
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selected samples.  The purpose of the Ge PAI is to minimize C or Al channeling in the 
subsequent implants.  For samples that received all implants (i.e. Ge, C and Al), the 
implantation sequence is such that a Ge PAI will be first performed prior to C implantation 
and Al will be introduced at the last implantation step.  Next, blanket samples and contact 
devices underwent a HF:H2O [1:100] dip for 60 s for native oxide removal before 
immediately loading into a sputter system with a base pressure of 1 × 10-7 torr for the 
deposition of a ~10 nm thin Ni.  An anneal at 450 oC for 30 s in N2 ambient was performed to 
form NiSi contact.  Unreacted Ni was removed with a sulfuric acid-peroxide solution 
H2SO4:H2O2 [4:1] at a temperature of 120 oC for 120 s.  Aluminum with a thickness of ~200 
nm was deposited on the backside of the wafers as the second contact terminal for the 
Schottky junctions.  Electrical characterization in this work was performed by direct probing 
of the metal silicide contacts.     
6.3.2 SBH Modulation with Al and C Implantations  
To investigate the impact of Al and C incorporation on effective SBH of the NiSi 
formed, current-voltage (I-V) characteristics of the various NiSi/p-Si contact devices were 
measured at room temperature [Fig. 6.13].  For the samples which received only Al 
implantation, the reverse current for its I-V curve increases, indicating a reduction in the 
effective   hole   SBH   (ΦB
p).  This observation is consistent with the findings in Refs [140]-
[142].  Interestingly, a reverse trend is observed when Al implantation was performed in 
combination with Ge and C implantation.  A 104-fold reduction in the reverse current clearly 
indicates a significant increase in  the  effective  ΦBp.  Assuming that the bandgap of Si remains 
unchanged, a reduction in the reverse current for NiSi/p-Si contacts suggests a drop in the 
ΦB
n.    The  effective  ΦB
n for the key experimental splits is summarized in Fig. 6.14.  A slight 
reduction  in  ΦB
n is also observed for samples that received either the combination of Ge and C 
implantations or with Ge implantation only.  Similar observation where incorporation of Ge 
has resulted in a ΦBn reduction for NiSi contacts was reported in Ref. [178].  The reduction in 
ΦB
n for NiSi contacts resulted from the various implantation schemes suggests the possibility 
of adopting them to reduce the S/D parasitic 
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Fig. 6.13  The room temperature I-V curves for NiSi/p-Si contacts with various implantation splits.  In 
the absence of Ge PAI and C implantation, Al implantation reduces the effective hole Schottky barrier 
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Fig. 6.14  Effective  ΦBn at the NiSi/p-Si interface for the various samples.  The ΦBn of each samples are 
extracted using equation 6.1 and 6.2.  Al-implanted sample with the presence of Ge and C achieves the 
lowest ΦBn (0.44 eV) among all the splits.   
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resistance for nFETs.  From Fig. 6.13, it is clear that the sample which received Ge, C and Al 
implantations achieves the lowest ΦBn among all of the splits.  As such, we will focus on 
samples implanted with Ge, C and Al for our further analysis and process development.            
 
6.3.3 SIMS Analysis of NiSi films with Pre-Silicided Al, C and Ge Implantations  
In the previous section, depending on whether C is co-implanted, two opposite 
outcomes for Al-implanted samples are observed: (1) silicidation of sample which received 
only Al implantation results in an increase in the reverse bias hole current, indicating a 
decrease (an increase) in  ΦBp (ΦBn) and (2) the additional of Al in combination with Ge and C 
implantations results in a more rectifying I-V behavior, indicating an increase (a decrease) in 
ΦB
p (ΦBn).   
To investigate the reason for the different observations and understand the 
distribution of Al and C within the NiSi films, TOF-SIMS was performed next for sample 
which received Al implantation only and sample where Ge and C were performed in 
conjunction with Al implantation, as shown in Fig. 6.15.  The Ge counts are close to the 
detection limit and are not included in Fig. 6.15.  Due to the presence of oxygen near the 
sample surface, there is a sudden surge in the yield counts which masks the actual Al profile 
near the sample surface.  Nevertheless, it is observed that in the absence of Ge and C 
implantation,  a  high  concentration  of  Al  was  “snowplowed”  near   the  NiSi/Si   interface after 
silicidation.  This corresponds to a drop in the effective ΦBp, as shown in Fig. 6.13.  In 
comparison, for the sample where Ge and C implantations were performed in conjunction 
with Al implantation, the Al concentration near the NiSi/Si interface is significantly reduced, 
suggesting that bulk of Al remains within the NiSi and close to the NiSi surface [Fig. 6.16].  
This correlates to a reduction (increment) in the effective ΦBn (ΦBp). 
The C SIMS profile for the sample where Ge and C implantations were performed in 
conjunction with Al implantation is examined next.  The C SIMS analysis reveals a plateau or 
homogenous distribution of C within the NiSi film [Fig. 6.17].  Considering the low solubility 
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of C in Ni and Si [179], the plateau of C profile within the NiSi film suggests C segregation at 
the NiSi grain boundaries.  Segregation of C is also observed at the NiSi/Si interface.  A 
plausible explanation for this could be due to precipitation of C from the NiSi grain 
boundaries that were saturated with C during NiSi formation.  Similar observation is also 
reported in Refs. [180]-[182].  Based on the SIMS analysis, we believe that the preferential 
segregation of C atoms to the NiSi grain boundaries and/or the NiSi/Si interface probably 
hinders the diffusion of Al along the NiSi grain boundaries during silicidation.  This could 
have resulted in the retention of Al within the NiSi films.  The incorporation of Al which has 
a lower workfunction compared to NiSi could have resulted in a reduction in the intrinsic 
workfunction of NiSi [73],[143]-[145].                   
  





































Fig. 6.15  Secondary Ion Mass Spectrometry (SIMS) analysis for Al profile in NiSi/Si contact sample 
where only Al is introduced into Si.  High concentration of Al atoms is present at the NiSi/Si interface. 
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Fig. 6.16  SIMS analysis for Al profile in NiSi/Si contact sample where Al was co-introduced with Ge 
and C into Si.  Low concentration of Al atoms is present at the NiSi/Si interface. 
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Fig. 6.17  SIMS analysis showing homogenous distribution of C within NiSi. 
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6.3.4 Phase Analysis of NiSi Films with Various Implantations  
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Fig. 6.18  X-ray Diffraction (XRD) phase analysis reveals that Al does not cause phase transformation 
in NiSi. 
In order to give a more in-depth perspective of the silicide formed in this work, X-ray 
Diffraction (XRD) analysis was used to study the phase structure of the various NiSi films.  
XRD phase analysis of various blanket NiSi films  with  a  2θ  interval  from  25o to 60o is shown 
in Fig. 6.18.  Several peaks present in the spectra indicate that the films formed at 450 oC are 
polycrystalline.  All XRD peaks correspond only to the single mono-silicide phase, 
suggesting that the presence of the different impurities does not affect the silicidation kinetics 
of NiSi.   
 
6.3.5 Thermal Stability of NiSi Films with Various Implantations  
The sheet resistance RS of NiSi as a function of the silicidation temperature with 
various implantations are compared in Fig. 6.19.  At temperatures ranging from 450 oC to 600 
oC, NiSi films which received either only Ge or no implantation exhibit low RS values of 12 
RS 
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NiSi films which received additional C and/or Al implantations.  Slightly higher RS values are 
attributed to the presence of additional impurities within the NiSi which may lead to an 
increase in carrier scattering within the NiSi.   
At temperatures above 600 oC, an abrupt increase in RS is observed for samples 
receiving either only Ge or no implantation while those with additional C and/or Al 
implantations remain relatively stable up to 700 oC.  It is well reported that NiSi tends to 
nucleate to form nickel disilicide (often along with the severe agglomeration for thin silicide 
films) at high silicidation temperatures (for instance 650 oC and above).  This leads to an 
abrupt increase in RS.  The thermal stabilization of the NiSi films with additional C and/or Al 
implantations can be attributed to the possible modification of the grain-boundary and 
interfacial energies due to the presence of additional impurities at the NiSi grain boundaries 
and/or NiSi/Si interface.  This is similar to the enhanced thermal stabilization of NiSi films in 
the presence of C reported in Refs. [115],[180]-[184].   







 Ge+ PAI and C+ Implant















Fig. 6.19  NiSi sheet resistance (Rs) as a function of silicidation temperature.  Presence of C and Al 
improves the thermal stability of NiSi.  Thermal stability is maintained even at silicidation temperature 
of 700 °C for sample with C and/or Al implantations.  Delay in formation of low resistivity NiSi is 
observed for samples with C and/or Al implantations. 
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In addition to the influence on the thermal stability of NiSi films at high temperatures, 
the presence of additional C and/or Al implantations also appears to affect the formation of 
low resistive NiSi at lower temperatures.  The retardation of formation of low resistive NiSi 
can be attributed to the existence of impurity atoms (i.e., C and/or Al) at the NiSi grain 
boundary during NiSi formation which will suppress the formation of NiSi phase [183]-[184].         
 
6.3.6 Interface Morphology of NiSi Films with Various Implantations  
In order to examine the interface morphology of NiSi films with various implantations, cross-
sectional transmission electron microscopy (xTEM) were performed on various samples 
annealed at 450 oC.  From the xTEM images [Fig. 6.20], it is noted that samples with C 
implantation have smooth NiSi/Si interface.  Samples without C implantation exhibit much 
rougher interface compared to one with C implantation.  It is clear that the presence of C 
improves the NiSi/Si interface morphology.  This observation is in agreement with the 
findings reported in Ref. [181]. 
 
Fig. 6.20  TEM images showing the NiSi/Si interface morphology of samples with different 
implantation species.  The presence of C improves the NiSi/Si interfacial morphology [(e) and (f)]. 
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6.3.7 Integration of New Contact Technology in Si:C S/D nFETs 
To verify the feasibility of the new ΦBn reduction technology, the novel silicidation 
process was integrated in strained nFETs with Si:C S/D stressors.  The key device integration 
steps are summarized in Fig. 6.21.  Extensive details of the strained nFETs fabrication process 
flow can be found in Section 2.3.2 of Chapter 2.  After poly-Si gate stack and spacer 
formation, multiple energies C implantations were performed at the S/D regions to achieve an 
uniform C profile with 1.5 at. % peak Ctotal.  The deep S/D is formed with 2 × 1015 cm-2 dose 
of phosphorus and 2 × 1015 cm-2 dose of arsenic implanted at the energy of 6 keV and 20 keV, 
respectively.  Dopant activation anneal and Si:C S/D formation were performed with a two-
step SPE anneal (800 °C 40 s, followed by 650 °C 120 s).  After dopant activation, all nFETs, 
except control devices, received a shallow Ge PAI at an energy of 5 keV and a dose of 5 × 
1014 cm-2 and followed by Al+ implantation at a dose of 1×1016 cm-2 and an energy of 1 keV.  
It should be noted that a higher Al dose and a lower energy was used for device integration  
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Fig. 6.21  Key process steps for contact resistance reduction with Al ion implantation for strained 




Fig. 6.22  Cross-sectional transmission electron microscopy (XTEM) images of the silicided S/D 
region of nFET with Si:C S/D stressors.  Uniform NiSi are formed on Al-implanted S/D regions.  (b)-
(c) High resolution images reveal that the pre-amorphized region is totally consumed and Si:C is fully 
recrystallized with excellent crystalline quality. 
compared to the conditions used in the experiments carried out in the material analysis 
(Sections 6.3.1 - 6.3.6).  The shallower and higher Al implantation dose was used to increase 
the concentration of Al near the sample surface prior to silicidation.  Leveraging on the 
existing C within the Si:C S/D, no additional C implantation was performed.  One important 
point to note is that both Al-implanted nFETs and control devices in this work were fabricated 
on the same wafer and followed the same silicidation process flow as describe in Section 
4.2.1.         
Fig. 6.22(a) shows the transmission electron microscopy (TEM) image of the S/D 
region of the final device with Ge PAI and Al implantation after NiSi formation.  The high 
resolution TEM images reveal the complete consumption of the amorphized region formed by 
Ge and Al implantations [Fig. 6.22(b)-(c)].  Uniform and planar NiSi film observed implies 
that the presence of additional impurities does not degrade the silicide material quality.        
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6.3.8 Device Characterization and Analysis 
The transfer characteristics of a pair of nFETs with and without Al implantation are 
illustrated in Fig. 6.23(a).  The devices have a gate length (LG) of ~100 nm and a width value 
of ~0.5 μm.  The IDS is normalized by the device width.  Comparable subthreshold swing (SS) 
and drain-induced barrier lowering (DIBL) are observed for the pair of devices, indicating 
similar effective channel lengths and control of SCEs.  This implies that Al incorporation 
does not have a negative impact on the transistor subthreshold characteristic.  IDS 
enhancement is observed in both linear and saturation regions.  The IDS-VDS family of curves 
for the same pair of nFETs with and without Al implantation, measured at gate overdrives 
(VGS – Vt,sat) of 0 to 1.2 V in steps of 0.2 V is shown in Fig. 6.23(b).  The nFET with Al 
implantation exhibits substantial IDsat enhancement over control nFET without Al 
implantation. 
To assess the enhancement of the drain current in a statistical manner, off-state 
leakage current (IOff) versus IDsat [Fig. 6.24] plot for nFETs with and without Al implantation 
are compared.  Each data set (with and without Al implantation) comprises 24 to 31 devices  
(a) (b)
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Fig. 6.23  (a) IDS-VGS characteristics of a pair of strained nFETs with and without Al implantation show 
comparable drain induced barrier loweing and subthreshold swing.  Al incorporation does not 
negatively impact short-channel effects in nFETs with Si:C S/D stressors.  (b) IDS-VDS characteristics of 
the same pair of strained nFETs showing substantial drive current enhancement for nFET with Al 
implantation over control nFET without Al implantation. 
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IDsat (A/m) at VG -Vt,sat = 1.0 V  
Fig. 6.24  IOff–IDsat plot for strained nFETs with Al implantation (circles) and without Al implantation 
(squares).  Al implanted devices have improved IDsat for a given IOff.   
with LG ranging from 70 to 160 nm.  It is clearly shown that for a fixed IOff of 300 nA/μm, 
devices with Al implantation exhibit ~18% enhancement in IDsat.  NFETs with smaller LG 
have larger IOff and drive currents.  In general, higher IDsat enhancement is observed for nFETs 
with Al implantation over control nFETs with decreasing LG.  The higher enhancement 
observed at smaller LG is attributed to the larger contribution of REXT to the RTotal between the 
source and drain of the transistor for short-channel devices [43].  To further affirm the 
performance enhancement observed here, the IDsat of Si:C S/D nFETs with and without Al 
implantation are compared against their DIBL [Fig. 6.25].  The IDsat of each device in Fig. 
6.25 is extracted at a fixed VGS – Vt,sat of 1.2 V.  Since DIBL is indicative of the SCEs control 
and effective channel length, comparing IDsat enhancement at the same value of DIBL 
illustrates the enhancement between devices with similar control of SCEs.  The performance 
enhancement is further confirmed by the IDsat versus DIBL plot in Fig. 6.25, which also shows 
clear enhancement for Si:C S/D nFETs with Al implantation over control Si:C S/D nFETs 
without Al implantation.   
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Fig. 6.25  Plot of IDsat versus DIBL of nFETs with and without Al implantation.  IDsat values are 
extracted at a gate overdrive of 1.2 V. 
Next, the REXT of nFETs with and without Al implantation were compared.  The REXT 
of nFETs with and without Al implantation were extracted using the total resistance and 
extrapolation method [Fig. 6.26(a)].  Fig. 6.26(b) summarizes the extracted REXT values for 
nFETs with and without Al implantation.  The data is extracted from devices with LG ranging 
from 70 nm to 160 nm.  The mean REXT of n-FinFETs with Al implantation (~580 Ω·μm)  
extracted was lower than that of the control devices without Al implantation (~1230 Ω·μm),  
giving a reduction of REXT by ~53 %.   
To evaluate the impact of Al incorporation on the short channel effects (SCEs) of the 
devices, the saturation threshold voltage (Vt,sat) [Fig. 6.27] for nFETs with and without Al 
implantation are compared.  Similar threshold voltage roll-off for both sets of devices 
suggests that Al does not diffuse into the channel region and the SCEs of nFETs are not 
compromised.  Next, the DIBL of nFETs with and without Al implantation are compared as a 
function of LG [Fig. 6.28].  For a given LG, similar DIBL for devices with and without Al 
implantation further affirms that Al incorporation has negligible impact on the SCEs of 
nFETs.  Fig. 6.29 compares the SS of both set of devices at different DIBL.  Comparable SS 
at fixed DIBL for the two splits indicates that Al implantation does not degrade the SS or IOff. 
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Fig. 6.26  (a) Total resistance against gate overdrive.  S/D series resistance estimation using a first-
order exponential curve fitting of the data points shows the REXT of nFET with Al-implantation is lower 
than that of the control device.  (b) Extracted REXT of nFETs with and without Al implantation for LG 
ranging from 70 nm to 160 nm.  The mean value is marked by an open square.  The 25th, 50th and 75th 
percentiles are indicated by the box while the whiskers indicate the maximum and minimum data.   
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Fig. 6.27  Threshold voltage roll-offs for nFETs with and without Al implantation are comparable.   
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Gate Length LG (nm)  
Fig. 6.28  Comparable DIBL is observed for devices with and without Al implantation, suggesting that 
gate control of SCEs is unaffected by Al incorporation.    
 


























Fig. 6.29  Plot of SS versus the DIBL for devices with and without Al implantation. 
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6.3.9 Process Concept and Integration Flow 
It has been demonstrated that the introduction of Al at the NiSi/Si interface benefits 
pFETs [140]-[142].  Based on the above observations, an integration concept of a single 
contact metal silicide with Al segregation for the independent control of SBH for nFETs with 
Si:C S/D and pFETs with Si:Ge S/D of a CMOS process is presented in this section.  Fig. 
6.30 shows the process flow of the proposed concept.  After S/D formation and activation, a 
masking layer is deposited over pFETs regions to shield the pFETs from receiving Ge PAI 
[Fig. 6.30(a)].  After the removal of the masking layer, Al implantation is performed on both 
n- and pFETs [Fig. 6.30(b)].  This is followed by metal deposition, silicidation anneal and 
selective unreacted metal removal [Fig. 6.30(c)].  The final S/D structure will consist of Al-
incorporated silicide contacts for nFETs and Al-segregated silicide contacts for pFETs [Fig. 
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Fig. 6.30  Schematic of our proposed integration scheme (a) Masking layer is deposited on pFETs 
followed by shallow Ge implantation into nFETs. (b) Masking layer is removed and Al is implanted on 
both n- and pFETs. (c) RTA is performed to form the S/D silicides concurrently. (d) The presence of Al 






In Section 6.3, a novel contact resistance reduction technology employing Al 
implantation for lowering the effective ΦBn (and hence RC) of nFETs with Si:C S/D has been 
demonstrated.  The presented data demonstrates that the presence of C suppresses the 
diffusion of Al towards the silicide/silicon interface during silicidation, hence retaining high 
concentration of Al within the NiSi.  Incorporation of Al within the NiSi reduces the effective 
ΦB
n, leading to device performance enhancement for Si:C S/D nFETs with no compromise on 
SCEs.  Enhanced device performance shown here, coupled with reported contact resistance 
reduction for pFETs with Al [140]-[142], opens new avenue to realize a novel single metal 
silicide integration solution with dual band edge barrier heights for selective contact 








Aggressive geometrical scaling to increase the performance-to-cost ratio for 
integrated circuit based products has met immense technological challenges.  High external 
resistance REXT has been identified as one of the obstacles for achieving continual 
improvement of speed performance in the scaling of field-effect transistor (FET) technology 
[3],[54]-[55].  The issue of high REXT may be further aggravated with the adoption of 
multiple-gate FETs such as FinFETs at the 22 nm generation technology and beyond.  The 
revolutionary change in the device architecture is by no means a trivial process.  For instance, 
the use of narrow fins and the further scaling of fin width WFin in sub-22 nm technology 
generations may lead to high REXT [54].  In aggressively scaled FinFETs, high REXT could 
compromise drive current.  Contact resistance (RC) at the silicide/heavily-doped S/D interface 
is a significant contributor to REXT [54]-[55].  Thus, exploration of solutions to minimize RC is 
important.  RC is an exponential function of the effective Schottky barrier height (SBH) at the 
silicide/heavily-doped S/D interface.  Lowering the SBH will lead to the reduction in RC and 
hence REXT. 
It is the main objective of this thesis to explore new materials and process integration 
techniques to tackle the escalating dominance of high REXT, and especially RC, in advanced 
strained Si transistors and FinFETs.  In particular, pre-silicided ion implantation of novel 
impurities at the source/drain (S/D) regions of the transistors to modulate the SBH of the 
metal contacts was explored.  Various process integration concepts coupled with new 
impurities have been developed and extensively characterized on transistors and/or contact 
structures.  The main contributions of this thesis are highlighted in the next section.            
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7.2 Contributions of this Thesis        
7.2.1 Silicon-Carbon Source and Drain Stressors for Enhanced N-Channel 
MOSFET Performance 
In this work, we explored Si:C S/D formation using carbon (C) ion implantation and 
solid phase epitaxy (SPE).  The level of C substitutionality was reduced when the Si:C film 
was subjected to high temperature anneal during and after Si:C formation.  The reduction in C 
substitutionality was further exacerbated if n-type dopants are present.  To maximize C 
incorporation while maintaining sufficient dopant activation, Arsenic (As) and phosphorus (P) 
doped Si:C films were formed at various annealing conditions.  Our results show that P offers 
better conductivity for Si:C films than As.  P diffusion is retarded in the presence of C and 
together with the improved conductivity offer by P, this suggests the possibility of adopting P 
as the primary dopant in Si:C S/D stressors to reduce the S/D REXT.  High substitutional C 
concentration Csub of ~1.1% was achieved for P-doped Si:C formed using a two-step anneal at 
800 °C for 40 s and followed by 650 °C for 120 s. 
The annealing condition developed was used in the experimental realization of nFETs 
with Si:C stressors.  The process flow developed here formed the device fabrication baseline 
for the contact technology option reported in Chapter 6.  In addition, based on the 
understanding of dopant interaction with C substitutionality, we explored a novel integration 
scheme to deploy the Si:C stressors in close proximity to the channel.  This allows the 
realization of strained nFETs with enhanced strain effects.  Channel-Proximate (CP) Si:C S/D 
stressors give an additional ~8 % saturation drive current (IDsat) enhancement than 
conventional Si:C S/D stressors formed after the spacers.  Comparable junction leakage, 
subthreshold swing, and DIBL were obtained.  Furthermore, the impact of channel orientation 
on the drive current improvement was also studied.  Integration of CP Si:C stressors in [010]-
oriented devices show the largest IDsat enhancement, making it a viable option for possible use 
in future technology generations. 
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7.2.2 Contact Engineering for Strained n-FinFETs with Silicon-Carbon 
Source/Drain Stressors featuring Sulfur Implantation and Segregation  
In this technology demonstration, we explored the concept of silicide/semiconductor 
interface engineering using sulfur (S) to modulate the effective electron SBH (ΦBn) of nickel 
silicide on Si:C (NiSi:C).  Our result shows that by incorporating S at the NiSi:C/Si:C 
interface, a low ΦBn of 110 meV for NiSi:C can be achieved.  To explain the observation, we 
proposed that the presence of ionized S donor-type traps and interfacial dipole at the 
NiSi:C/Si:C interface results in a sharp downward band bending of the conduction and 
valence band near the NiSi:C/Si:C interface, giving a reduced tunneling barrier width.  
Narrowing of the tunneling barrier width increases the electrons tunneling probability 
(possibly trap-assisted),   hence   contributing   to   the   reduction   in   the   effective   ΦBn.  Detailed 
material characterizations show that the incorporation of S has negligible impact to the 
thermal stability and phase of NiSi:C films.   
Next, integration of these low ΦBn NiSi:C contacts in the S/D regions of strained n-
FinFETs with Si:C S/D stressors results in significant REXT reduction.  This translates to IDsat 
and linear drive current (IDlin) enhancement for n-FinFETs with S-segregated NiSi:C contacts 
over control n-FinFETs.  The higher drive currents for n-FinFETs with S-segregated NiSi:C 
contacts were achieved while maintaining the short channel effects (SCEs) to that of control 
n-FinFETs.  The impact of S implantation and segregation is observed to be larger at smaller 
WFin and gate length LG due to the larger contribution of REXT to the total resistance RTotal 
between the S/D of the transistor as the WFin and LG scale.  This technique shows the potential 
for improving contact resistance and extending FinFET drive current performance in future 
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7.2.3 Contact Engineering for Complementary FinFETs featuring Tellurium 
Segregated Platinum-based Silicide Contacts  
In this work, we show the first demonstration of ΦBn reduction for platinum-based 
silicide contacts formed on n-type Si:C (PtSi:C) using Tellurium (Te) implantation and 
segregation.  Optimum Te dosage required for ΦBn reduction and its impact on the material 
characteristics of PtSi:C are examined.  Detailed material characterization shows that the 
incorporation of Te has negligible impact to the interface morphology and phase of PtSi:C 
films as well as the strain state of the Si:C film.  SIMS analysis shows high concentration of 
Te was snowplowed at the PtSi:C/Si:C interface during silicidation.  The presence of Te near 
the PtSi:C/Si:C interface and its behavior as charged donor-like trap states is used to explain 
the   enhancement   of   electron   tunneling   across   the   contact   and   the   reduction   of   ΦB
n.  
Integration of this new RC reduction technology for the S/D regions of strained n-FinFETs 
with Si:C S/D stressors leads ~62 % to REXT reduction and ~22 % IDsat enhancement.  
Incorporation of Te at the S/D regions of strained n-FinFETs with Si:C S/D stressors has no 
detrimental impact on other device performance parameters such as threshold voltages and 
off-state leakage current.  Platinum silicide (PtSi) has an intrinsically low hole SBH [68]-
[69],[126]-[127] or high effective  ΦBn. It allows low RC to be attained in p-type Si, making 
PtSi is a potential silicide for p-FinFETs.  In this new RC reduction technology, the ability to 
selectively   adjust   the  ΦB
n of PtSi with Te implantation for RC optimization for n-FinFETs 
suggests that it may be used as a single-metal-silicide dual-barrier-height solution for future 
CMOS FinFET technology.       
 
7.2.4 Novel Contact Engineering Solution featuring Tellurium and Source/Drain 
Dopant Co-Implantation 
In this technology demonstration, we extend the concept of utilizing Te implantation 
and segregation for lowering the effective   ΦBn for Si S/D n-FinFETs.  Here, a new RC 
reduction approach where a shallow Te ion implantation was performed sequentially with 
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deep S/D dopant prior to S/D activation anneal is examined.  Introducing Te at the same 
process step as deep S/D dopant implantation for nFETs eliminates the need for an extra 
masking step to block Te implantation into the S/D regions of pFETs, therefore simplifying 
the CMOS process flow.  The feasibility of the integration of this RC reduction concept for S 
and Te implantation was compared.  Our results show that at elevated temperatures, S atoms 
tend to out-diffuse while Te atoms do not.  The low diffusivity of Te and its tendency to stay 
within Si ensure that a high concentration of Te atoms is present near the topmost region of 
the deep S/D and near the vicinity of the silicide contact for SBH modulation even after high 
temperature annealing. 
When the new RC reduction concept was integrated in a process flow where Te is also 
introduced into the poly-Si gate, a slight reduction in threshold voltage and improvement in 
drain-induced barrier lowering (DIBL) is observed for n-FinFETs with Te-segregated NiSi 
contacts over control n-FinFETs with NiSi contacts.  We postulate that the presence of Te 
within the poly-Si gate may have improved the local doping of the poly-Si gate and hence 
reduced the poly depletion effect.  A reduced poly depletion effect (i.e. enhanced gate 
electrostatic control) for n-FinFETs with Te implantation could explain the improvements in 
DIBL observed here.  Integration of this new RC reduction technology n-FinFETs with Si S/D 
stressors leads ~40 % to REXT reduction.  In addition, due to the improved gate electrostatic 
control, a slight ~6% improvement of ballistic efficiency Bsat is observed for n-FinFETs with 
Te implantation over control n-FinFETs.  The improvement in Bsat and reduction in REXT leads 
to IDsat enhancement of ~30 %.  This contact technology offers a simple process integration 
option and is a promising silicide contact engineering alternative for CMOS performance in 
future technology generations.     
 
7.2.5 Contact Resistance Reduction with Aluminum Profile Engineering 
In this work, two novel schemes were developed to modulate the SBH of NiSi 
contacts using aluminum (Al) implantation.  In the first approach, we investigate the tuning of 
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SBH of nickel-based silicide formed by pulsed excimer laser anneal of nickel on silicon 
implanted with Al.  Our findings show that by adjusting the laser fluence, the distribution of 
Al within the silicide and at the silicide/silicon interface can be controlled.  This in turn 
affects the effective SBH at the silicide/silicon junction.  By siliciding at laser fluences above 
300 mJ/cm2, a high concentration of Al was snowplowed at the silicide/Si interface.  Al is a p-
type dopant in Si.  Segregation of Al at the silicide/silicon interface leads to the lowering of 
effective hole SBH ΦBp.  It is also observed that higher laser fluence (and hence higher 
annealing temperature) will further improved activation at the silicide/Si interface.  By 
siliciding at laser fluences below 300 mJ/cm2, a high (low) ΦBp (ΦBn) is attained instead.  Our 
results show that at laser fluences below 300 mJ/cm2, high concentration of Al is retained 
with the metal contact.  The higher the amount of Al incorporation, the higher (lower) the ΦBp 
(ΦBn) achieved.  The underlying physics is believed to be due to the incorporation of Al which 
has a lower workfunction compared to NiSi, resulting in a reduction in the intrinsic 
workfunction of NiSi.             
In the second approach, we will demonstrate a new contact technology that uses 
carbon (C) to control or engineer the Al profile within the NiSi.  This approach relied on new 
observations related to the interaction of C and Al implantations during silicidation and their 
impact to the SBH.  Here, both C and Al were co-introduced into the active regions prior to 
silicidation.  Our results show that possible segregation of C atoms to the NiSi grain 
boundaries and the NiSi/Si interface during silicidation.  The presence of C at the NiSi grain 
boundaries and NiSi/Si interface probably hinders the diffusion of Al along the NiSi grain 
boundaries during silicidation.  This could have resulted in the retention of Al within the NiSi 
films.  The incorporation of Al which has a lower workfunction compared to NiSi could have 
resulted in a reduction in the intrinsic workfunction of NiSi.  Detailed material 
characterizations show that the presence of C and Al within the NiSi improves the NiSi/Si 
interface morphology and shifts the NiSi process window to high temperatures.  Integration of 
this new RC reduction technology into the S/D regions of strained nFETs with Si:C S/D 
stressors leads ~53 % to REXT reduction and ~18 % IDsat enhancement.  Incorporation of C and 
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Al at the S/D regions of strained nFETs with Si:C S/D stressors has minimal detrimental 
impact on other device performance parameters such as threshold voltages, DIBL and 
subthreshold swing (SS) of the devices.  Enhanced device performance shown here, coupled 
with reported contact resistance reduction for pFETs with Al [140]-[142], opens new avenue 
to realize a novel single metal silicide integration solution with dual band edge barrier heights 
for selective contact resistance optimization in CMOS technology.       
 
7.3 Future Directions 
In summary, this thesis has conceptualized and developed several exploratory 
concepts and technology options to address the escalating dominance of high REXT, and 
especially RC, in advanced strained Si channel transistors and FinFETs.  Preliminary 
assessment of the various technology options show promising results of lowering the device 
REXT.  Moving forward, further exploration and more thorough analysis of the proposed 
integration concepts has to be dealt with for possible adoption in future CMOS technology 
nodes and high-volume manufacturing.  In additional, the possible adoption of alternative 
substrates for enhanced device performance will further open up new research and 
development opportunities for the new contact technologies.  Some of the suggestions for 
further directions are highlighted in the following sections.     
 
7.3.1 Further Insights into Process Optimization Windows  
With regards to the various technology options, further experiments should focus on 
comparing the effect of the various impurities (i.e. S, Te, Al and C) doses and energies.  This 
will allow us to build an experimental database and determine if there is a critical 
implantation condition beyond which there will be no further improvement to the device 
performance or the device reliability will be affected. 
Dopant or impurities diffusion within the silicide takes place along the grain 
boundaries.  Hence, it will be interesting to investigate whether there is any impact of the 
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dimensions of the active region on the effectiveness of the contact technologies.  For instance, 
each of these experiments should be conducted on aggressive scaled active regions (i.e. 
extremely narrow and thin WFin and Si body thickness) such that the dimension of the active 
regions is scaled to the size of one silicide grain.  This experiment will be especially relevant 
to the second contact option proposed in Chapter 6.  In that experiment, we believe that the 
presence of C at the silicide grain boundaries and interface may have suppressed the diffusion 
of Al towards the silicide/silicon interface during silicidation, hence retaining a high 
concentration of Al within the silicide for ΦBn modulation.  It will be interesting to study if 
this phenomenon is still valid for extremely scaled active regions.  
A more fundamental question on the various contact technologies which deserves 
attention is the actual reduction of the SBH at the interface between the metal contacts and the 
heavily-doped S/D regions.  It is to be noted that the contact structures used for SBH 
measurement did not undergo deep S/D implantations which are performed for the actual 
FETs.  The actual SBH at the interface of the metal contact and heavily-doped S/D regions 
may be different from that of the contact structures.  Hence, it will be interesting to extract the 
contact   resistivity   (ρc)   of   the   FETs   and   their   corresponding   ρc reduction with the various 
contact technologies.  This can be achieved using cross-kelvin bridge or transmission line 
model test structures [89].    
 
7.3.2 Extension to New Silicide Materials and Doping Techniques 
In this thesis, much effort is placed on SBH modulation for NiSi and PtSi.  As 
highlighted in Chapter 1, the use of novel metal or nickel-alloy silicides such as erbium 
silicide [77], nickel aluminide-silicide [72]-[73], nickel-dysprosium silicide [74]-[75], 
platinum-aluminum silicide [76], silicides formed from various nickel-rare-earth alloys [72] 
have been demonstrated.  Future developments can explore the integration of the novel 
impurities or integration concepts with the abovementioned silicide for further REXT reduction.   
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Additionally, it is to be noted that the various impurities in this thesis were introduced 
at 0O or 7O implantation tilt angle.  Thus bulk of the impurities concentration will be located at 
the top side of the fins, with little or no impurities at the fins sidewalls.  Hence, it will be 
useful to investigate the possibility to reduce the RC at the sidewalls of the fins by introducing 
the impurities at the sidewalls.  This can be achieved with high angle tilt implantations or the 
use of novel doping techniques such as gas phase doping [58]-[59] or plasma doping [60]-
[61].  
 
7.3.3 Extension to Alternative Substrates 
There has been growing interests in germanium-based (for e.g., pure germanium 
(Ge), germanium-tin (GeSn) devices and III-V [e.g. Gallium Arsenide (GaAs), Indium 
Gallium Arsenide (InGaAs), Indium Arsenide (InAs), Indium Antimonide (InSb), etc.] 
devices for higher carrier mobility.  The concepts developed in the preceding chapters could 
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